Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8961GEFL/V Datasheet(PDF) 17 Page - Wolfson Microelectronics plc

Part # WM8961GEFL/V
Description  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961GEFL/V Datasheet(HTML) 17 Page - Wolfson Microelectronics plc

Back Button WM8961GEFL/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 21Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
17
INTERNAL POWER ON RESET CIRCUIT
Figure 5 Internal Power-on Reset Circuit Schematic
The WM8961 includes an internal Power-On-Reset Circuit, as shown in Figure 5, which is used to
reset the digital logic into a default state after power up. The POR circuit is powered from AVDD and
monitors DVDD. It asserts PORB low if AVDD or DVDD is below a minimum threshold.
DVDD
AVDD
Vpord_on
DGND
AGND
Internal POR active
LO
HI
Device Ready
Internal
POR active
No Power
POR
Undefined
Vpora_off
Vpora
INTERNAL PORB
Figure 6 Typical Power up Sequence when AVDD is Applied before DVDD
Figure 6 shows a typical power-up sequence where AVDD comes up first. When AVDD goes above
the minimum threshold, Vpora, there is enough voltage for the circuit to guarantee PORB is asserted
low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Now
AVDD is at full supply level. Next DVDD rises to Vpord_on and PORB is released high and all registers
are in their default state and writes to the control interface may take place.
On power down, where AVDD falls first, PORB is asserted low whenever AVDD drops below the
minimum threshold Vpora_off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com