| Electronic Components Datasheet Search |
|
HMC833LP6GE Datasheet(PDF) 3 Page - Hittite Microwave Corporation |
|
|
|||||||||||||||||||||||||||||
HMC833LP6GE Datasheet(HTML) 3 Page - Hittite Microwave Corporation |
|
3 / 61 page ![]() For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com Application Support: Phone: 978-250-3343 or apps@hittite.com 3 HMC833LP6GE v01.1012 FRACTIONAL-N PLL WITH INTEGRATED VCO 25 - 6000 MHz Parameter Condition Min. Typ. Max. Units PLL RF Divider Characteristics 19-Bit N-Divider Range (Integer) Max = 219 - 1 16 524,287 19-Bit N-Divider Range (Fractional) Fractional nominal divide ratio varies (-3 / +4) dynamically max 20 524,283 REF Input Characteristics Max Ref Input Frequency 350 MHz Ref Input Voltage AC Coupled [3] 1 2 3.3 Vp-p Ref Input Capacitance 5 pF 14-Bit R-Divider Range 1 16,383 Phase Detector (PD) [4] PD Frequency Fractional Mode B [5] DC 100 MHz PD Frequency Fractional Mode A (and Regis- ter 6 [17:16] = 11) DC 80 MHz PD Frequency Integer Mode DC 125 MHz Charge Pump Output Current 0.02 2.54 mA Charge Pump Gain Step Size 20 µA PD/Charge Pump SSB Phase Noise 50 MHz Ref, Input Referred 1 kHz -143 dBc/Hz 10 kHz Add 1 dB for Fractional -150 dBc/Hz 100 kHz Add 3 dB for Fractional -153 dBc/Hz Logic Inputs Vsw 40 50 60 % DVDD Logic Outputs VOH Output High Voltage DVDD V VOL Output Low Voltage 0 V Output Impedance 100 200 Ω Maximum Load Current 1.5 mA Power Supply Voltages 3.3 V Supplies AVDD, VCCHF, VCCPS, VCCPD, RVDD,DVDD 3.0 3.3 3.5 V 5 V Supplies VPPCP, VDDLS, VCC1, VCC2 4.8 5 5.2 V Power Supply Currents +5 V Analog Charge Pump VPPCP, VDDCP 8 mA +5 V VCO Core and VCO Buffer fo/1 Mode VCC2 105 mA fo/N Mode VCC2 80 mA +5 V VCO Divider and RF/PLL Buffer fo/1 Mode VCC1 25 mA fo/N Mode VCC1 80 100 mA Electrical Specifications (Continued) [3] Measured with 100 Ω external termination. See “Reference Input Stage” section for more details. [4] Slew rate of greater or equal to 0.5 ns/V is recommended, see “Reference Input Stage” section for more details. Frequency is guaranteed across process voltage and temperature from -40 °C to 85 °C. [5] This maximum phase detector frequency can only be achieved if the minimum N value is respected. eg. In the case of fractional B mode, the maximum PFD rate = fvco/20 or 100 MHz, whichever is less. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |