3.3-VLVCMOS datasheet(13/34 Pages) ALTERA

13 / 34 page

Chapter 1: Cyclone III Device Datasheet

1–13

Electrical Characteristics

July 2012

Altera Corporation

Cyclone III Device Handbook

Volume 2

LVDS

(Column

I/Os)

2.375

2.5

2.625

100

—

0.05

DMAX  500 Mbps

1.80

247

—

600

1.125 1.25 1.375

0.55

500 Mbps

 D

MAX

 700 Mbps

1.80

1.05

DMAX > 700 Mbps

1.55

BLVDS

(Row I/Os)

(5)

2.375

2.5

2.625

100

—

BLVDS

(Column

I/Os) (5)

2.375

2.5

2.625

100

—

mini-LVDS

(Row I/Os)

(6)

2.375

2.5

2.625

—

300

—

600

1.0

1.2

1.4

mini-LVDS

(Column

I/Os) (6)

2.375

2.5

2.625

—

300

—

600

1.0

1.2

1.4

RSDS®

(Row

I/Os) (6)

2.375

2.5

2.625

—

100

200

600

0.5

1.2

1.5

RSDS

(Column

I/Os) (6)

2.375

2.5

2.625

—

100

200

600

0.5

1.2

1.5

PPDS®

(Row I/Os)

(6)

2.375

2.5

2.625

—

100

200

600

0.5

1.2

1.4

PPDS

(Column

I/Os) (6)

2.375

2.5

2.625

—

100

200

600

0.5

1.2

1.4

Notes to Table 1–18:

(1) For an explanation of terms used in Table 1–18, refer to “Transmitter Output Waveform” in “Glossary” on page 1–27.

(2) VIN range: 0 V  VIN  1.85 V.

(3) RL range: 90  RL  110  .

(4) LVPECL input standard is only supported at clock input. Output standard is not supported.

(5) No fixed VIN, VOD, and VOS specifications for BLVDS. They are dependent on the system topology.

(6) Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins for Cyclone III devices.

Table 1–18. Cyclone III Devices Differential I/O Standard Specifications (1)

(Part 2 of 2)

I/O

Standard

VCCIO (V)

VID (mV)

VIcM (V) (2)

VOD (mV) (3)

VOS (V) (3)

Min

Typ

Max

Min

Max

Min

Condition

Max

Min

Typ

Max

Min

Typ

Max

3.3-VLVCMOS Datasheet(PDF) 13 Page - Altera Corporation

3.3-VLVCMOS Datasheet(HTML) 13 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL