PIC18F4550ESOSQTP datasheet(168/430 Pages) MICROCHIP

168 / 430 page

PIC18F2455/2550/4455/4550

DS39632D-page 166

Preliminary

There are 6 signals from the module to communicate

with and control an external transceiver:

• VM: Input from the single-ended D- line

• VP: Input from the single-ended D+ line

• RCV: Input from the differential receiver

• VMO: Output to the differential line driver

• VPO: Output to the differential line driver

•UOE: Output enable

The VPO and VMO signals are outputs from the SIE to

the external transceiver. The RCV signal is the output

from the external transceiver to the SIE; it represents

the differential signals from the serial bus translated

into a single pulse train. The VM and VP signals are

used to report conditions on the serial bus to the SIE

that can’t be captured with the RCV signal. The

combinations of states of these signals and their

interpretation are listed in Table 17-1 and Table 17-2.

UCFG: USB CONFIGURATION REGISTER

R/W-0

U-0

R/W-0

UTEYE

UOEMON(1)

—

UPUEN(2,3)

UTRDIS(2)

FSEN(2)

PPB1

PPB0

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

UTEYE: USB Eye Pattern Test Enable bit

= Eye pattern test enabled

= Eye pattern test disabled

bit 6

UOEMON: USB OE Monitor Enable bit(1)

=UOE signal active; it indicates intervals during which the D+/D- lines are driving

=UOE signal inactive

bit 5

Unimplemented: Read as ‘0’

bit 4

UPUEN: USB On-Chip Pull-up Enable bit(2,3)

= On-chip pull-up enabled (pull-up on D+ with FSEN = 1 or D- with FSEN = 0)

= On-chip pull-up disabled

bit 3

UTRDIS: On-Chip Transceiver Disable bit(2)

= On-chip transceiver disabled; digital transceiver interface enabled

= On-chip transceiver active

bit 2

FSEN: Full-Speed Enable bit(2)

= Full-speed device: controls transceiver edge rates; requires input clock at 48 MHz

= Low-speed device: controls transceiver edge rates; requires input clock at 6 MHz

bit 1-0

PPB1:PPB0: Ping-Pong Buffers Configuration bits

= Even/Odd ping-pong buffers enabled for Endpoints 1 to 15

= Even/Odd ping-pong buffers enabled for all endpoints

= Even/Odd ping-pong buffer enabled for OUT Endpoint 0

= Even/Odd ping-pong buffers disabled

Note 1:

If UTRDIS is set, the UOE signal will be active independent of the UOEMON bit setting.

The UPUEN, UTRDIS and FSEN bits should never be changed while the USB module is enabled. These

values must be preconfigured prior to enabling the module.

This bit is only valid when the on-chip transceiver is active (UTRDIS = 0); otherwise, it is ignored.

PIC18F4550ESOSQTP Datasheet(PDF) 168 Page - Microchip Technology

PIC18F4550ESOSQTP Datasheet(HTML) 168 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL