Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TS68C429AMFB/C Datasheet(PDF) 14 Page - ATMEL Corporation

Part # TS68C429AMFB/C
Description  CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

TS68C429AMFB/C Datasheet(HTML) 14 Page - ATMEL Corporation

Back Button TS68C429AMFB/C Datasheet HTML 10Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 11Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 12Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 13Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 14Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 15Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 16Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 17Page - ATMEL Corporation TS68C429AMFB/C Datasheet HTML 18Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 43 page
background image
14
TS68C429A
2120A–HIREL–08/02
Note:
1. T/G = Tested/Guaranteed.
Functional
Description
Receiver Channel Unit
(RCU)
Overview
The RCU is composed of 8 ARINC receiver channels and has per channel:
•
a serial to parallel converter to translate the two serial signals in two 16-bit words.
•
a memory to store the authorized labels,
•
a control logic to check the validity of the received message.
•
a buffer to keep the last valid received message.
Inputs
Each receiver channel has two input lines, receiving line high (RxiH) and receiving line
low (RXiL) which are not directly compatible with the bipolar modulated ARINC line. This
ARINC three-level state signals (“HIGH”, “NULL”, “LOW”) should be demultiplexed to
generate the two RZ lines according to Figure 8.
Figure 8.
Description
Each channel has a test mode in which the input signals (RXiH, RXiL), are internally
connected to the third Transmit Channel Lines. This selection is done by programming
the Test bit in the receiver control register (see “Register Description” on page 17)
except this difference, the TS68C429A behaves exactly the same manner in the two
modes. The receiver channel block diagram is given in Figure 9.
ARINC signals being asynchronous, the RCU first rebuilds the received clock in order to
transfer the data within the shift-register and when the Gap-controller has detected the
end of the message, tests the message validity according to the criteria listed hereafter.
18
t
SHRWI
CS or LDS/UDS high to R/W invalid
0
-
G
ns
19
tDKLDIH
DTACK low to data in hold time
0
-
G
ns
20
t
SHDOH
CS or LDS/UDS or IACKxx high data out hold
time
0-
G
ns
Table 8. Timing Characteristic (Continued)
Number
Symbol
Parameter
Min
Max
T/G
(1)
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com