16

TS68C429A

2120A–HIREL–08/02

Figure 9. Receiver Channel Block Diagram

Note:

A valid message is stored in the Shift-Reg. until a new message arrives and so may be transferred to the message buffer as

soon as the buffer is “freed”.