LPC1547JBD48 datasheet(17/99 Pages) NXP

17 / 99 page

LPC15XX

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 19 February 2014

17 of 99

NXP Semiconductors

LPC15xx

32-bit ARM Cortex-M3 microcontroller

PIO2_9

[5]

I; PU

PIO2_9 — General purpose port 2 input/output 9.

On the LQFP100 package, this pin is assigned to

CAN0_RD in ISP C_CAN mode.

PIO2_10

[5]

I; PU

PIO2_10 — General purpose port 2 input/output 10.

PIO2_11

[5]

I; PU

PIO2_11 — General purpose port 2 input/output 11.

PIO2_12

[5]

I; PU

PIO2_12 — General purpose port 2 input/output 12. On

parts LPC1519/17/18 only.

PIO2_13

[5]

I; PU

PIO2_13 — General purpose port 2 input/output 13. On

parts LPC1519/17/18 only.

USB_DP

[10]

USB bidirectional D+ line. Pad includes internal 33

Ω

series termination resistor. On parts LPC1549/48/47 only.

USB_DM

[10]

USB bidirectional D

 line. Pad includes internal 33 Ω

series termination resistor. On parts LPC1549/48/47 only.

RTCXIN

[9]

RTC oscillator input. This input should be grounded if the

RTC is not used.

RTCXOUT

[9]

RTC oscillator output.

XTALIN

[9]

Input to the oscillator circuit and internal clock generator

circuits. Input voltage must not exceed 1.8 V.

XTALOUT

[9]

Output from the oscillator amplifier.

VBAT

Battery supply voltage. If no battery is used, tie VBAT to

VDD or to ground.

VDDA

Analog supply voltage. VDD and the analog reference

voltages VREFP_ADC and VREFP_DAC_VDDCMP must

not exceed the voltage level on VDDA. VDDAshould typically

be the same voltages as VDD but should be isolated to

minimize noise and error. VDDA should be tied to VDD if the

ADC is not used.

VDD

39,

27,

22,

52,

37,

32,

70,

83,

57,

3.3 V supply voltage (2.4 V to 3.6 V). The voltage level on

VDD must be equal or lower than the analog supply

voltage VDDA.

VREFP_DAC_VDDCMP 14

[9]

DAC positive reference voltage and analog comparator

reference voltage. The voltage level on

VREFP_DAC_VDDCMP must be equal to or lower than

the voltage applied to VDDA.

VREFN

ADC and DAC negative voltage reference. If the ADC is

not used, tie VREFN to VSS.

Table 3.

Pin description with fixed-pin functions

Symbol

Reset

state[1]

Type

Description

LPC1547JBD48 Datasheet(PDF) 17 Page - NXP Semiconductors

LPC1547JBD48 Datasheet(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

Datasheet Download

Link URL