| Electronic Components Datasheet Search |
|
LPC1547JBD48 Datasheet(PDF) 23 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC1547JBD48 Datasheet(HTML) 23 Page - NXP Semiconductors |
|
23 / 99 page ![]() LPC15XX All information provided in this document is subject to legal disclaimers. © NXP B.V. 2014. All rights reserved. Product data sheet Rev. 1 — 19 February 2014 23 of 99 NXP Semiconductors LPC15xx 32-bit ARM Cortex-M3 microcontroller 8.5 SRAM The LPC15xx contain a total 36 kB, 20 kB or 12 kB of contiguous, on-chip static RAM memory. For each SRAM configuration, the SRAM is divided into three blocks: 2 x 16 kB + 4 kB for 36 kB SRAM, 2 x 8 kB + 4 kB for 20 kB SRAM, and 2 x 4 kB + 4 kB for 12 kB SRAM. The bottom 16 kB, 8 kB, or 4 kB are enabled by the bootloader and cannot be disabled. The next two SRAM blocks in each configuration can be disabled or enabled individually in the SYSCON block to save power. 8.6 On-chip ROM The on-chip ROM contains the boot loader and the following Application Programming Interfaces (APIs): • In-System Programming (ISP) and In-Application Programming (IAP) support for flash including IAP erase page command. • IAP support for EEPROM. • Flash updates via USB and C_CAN supported. • USB API (HID, CDC, and MSC drivers). • DMA, I2C, USART, SPI, and C_CAN drivers. • Power profiles for configuring power consumption and PLL settings. • Power mode configuration for configuring deep-sleep, power-down, and deep power-down modes. • ADC drivers for analog-to-digital conversion and ADC calibration. Table 8. LPC15xx SRAM configurations SRAM0 SRAM1 SRAM2 LPC1549/19 (total SRAM = 36 kB) address range 0x0200 0000 to 0x0200 3FFF 0x0200 4000 to 0x0200 7FFF 0x0200 8000 to 0x0200 8FFF size 16 kB 16 kB 4 kB control cannot be disabled disable/enable disable/enable default enabled enabled enabled LPC1548/18 (total SRAM = 20 kB) address range 0x0200 0000 to 0x0200 1FFF 0x0200 2000 to 0x0200 3FFF 0x0200 4000 to 0x0200 4FFF size 8 kB 8 kB 4 kB control cannot be disabled disable/enable disable/enable default enabled enabled enabled LPC1547/17 (total SRAM = 12 kB) address range 0x0200 0000 to 0x0200 0FFF 0x0200 1000 to 0x0200 1FFF 0x0200 2000 to 0x0200 2FFF size 4 kB 4 kB 4 kB control cannot be disabled disable/enable disable/enable default enabled enabled enabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |