Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HM5259165B Datasheet(PDF) 20 Page - Elpida Memory

Part # HM5259165B
Description  512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword16-bit4-bank/16-Mword8-bit4-bank /32-Mword4-bit4-bank PC/133, PC/100 SDRAM
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

HM5259165B Datasheet(HTML) 20 Page - Elpida Memory

Back Button HM5259165B Datasheet HTML 16Page - Elpida Memory HM5259165B Datasheet HTML 17Page - Elpida Memory HM5259165B Datasheet HTML 18Page - Elpida Memory HM5259165B Datasheet HTML 19Page - Elpida Memory HM5259165B Datasheet HTML 20Page - Elpida Memory HM5259165B Datasheet HTML 21Page - Elpida Memory HM5259165B Datasheet HTML 22Page - Elpida Memory HM5259165B Datasheet HTML 23Page - Elpida Memory HM5259165B Datasheet HTML 24Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 63 page
background image
HM5259165B/HM5259805B/HM5259405B-75/A6
Data Sheet E0118H10
20
Mode Register Configuration
The mode register is set by the input to the address pins (A0 to A12, BA0 and BA1) during mode register set
cycles. The mode register consists of five sections, each of which is assigned to address pins.
BA1, BA0, A11, A10, A12, A9, A8: (OPCODE): The SDRAM has two types of write modes. One is the
burst write mode, and the other is the single write mode. These bits specify write mode.
Burst read and burst write: Burst write is performed for the specified burst length starting from the column
address specified in the write cycle.
Burst read and single write: Data is only written to the column address specified during the write cycle,
regardless of the burst length.
A7: Keep this bit Low at the mode register set cycle. If this pin is high, the vender test mode is set.
A6, A5, A4: (LMODE): These pins specify the
CAS latency.
A3: (BT): A burst type is specified.
A2, A1, A0: (BL): These pins specify the burst length.
A2 A1
A0
Burst length
00
0
1
00
1
2
01
0
4
01
1
8
11
1
BT=0
BT=1
10
0
R
11
0
R
R
1
2
4
8
R
R
R
A3
0 Sequential
1
Interleave
Burst type
A6
A5
A4 CAS latency
00
0
R
00
1
R
01
0
2
01
1
3
1XX
R
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
OPCODE
0
LMODE
BT
BL
A9
0
0R
Write mode
A8
0
1
Burst read and burst write
1
Burst read and single write
0
1R
1
10
1
R
R
R is Reserved (inhibit)
X: 0 or 1
A11
A10
A10
X
X
X
A11
X
X
X
00
A12
BA0
BA1
BA1 BA0
X
X
X
0
X
X
X
0
A12
X
X
X
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com