TMS320DM814X datasheet(58/376 Pages) TI1

58 / 376 page

TMS320DM8148, TMS320DM8147

SPRS647E – MARCH 2011 – REVISED DECEMBER 2013

www.ti.com

3.2.5

EDMA

Table 3-6. EDMA Terminal Functions

SIGNAL

TYPE(1)

OTHER(2) (3)

MUXED

DESCRIPTION

NAME

NO.

EDMA

AUD_CLKIN1/

AUD_CLKIN1,

MCA[0]_AXR[8]/

MCA[0], MCA[1],

MCA[1]_AHCLKX/

MCA[4], TIMER2,

IPD

MCA[4]_AHCLKX/

GP0

DVDD

EDMA_EVT3/

PINCNTL15

TIM2_IO/

DSIS: PIN

GP0[8]

MM: MUX1

External EDMA Event 3

GPMC_CLK/

GPMC_CS[5]/

GPMC, CLKOUT1,

GPMC_WAIT[1]/

TIMER4, GP1

IPU

CLKOUT1/

R26

PINCNTL127

DVDD_GPMC

EDMA_EVT3/

DSIS: PIN

TIM4_IO/

MM: MUX0

GP1[27]

AUD_CLKIN2/

AUD_CLKIN2,

MCA[0]_AXR[9]/

MCA[0], MCA[2].

MCA[2]_AHCLKX/

MCA[5], TIMER3,

IPD

MCA[5]_AHCLKX/

GP0

DVDD

EDMA_EVT2/

PINCNTL16

TIM3_IO/

DSIS: PIN

External EDMA Event 2

GP0[9]

MM: MUX1

GPMC_BE[0]_CLE/

GPMC, TIMER6,

GPMC_A[25]/

GP1

IPD

EDMA_EVT2/

U27

PINCNTL131

DVDD_GPMC

TIM6_IO/

DSIS: PIN

GP1[29]

MM: MUX0

SPI[0]_SCS[1]/

SPI[0], SD1,

SD1_SDCD/

SATA, TIMER4,

SATA_ACT0_LED/

IPU

GP1

AE5

EDMA_EVT1/

DVDD

PINCNTL80

TIM4_IO/

DSIS: PIN

GP1[6]

MM: MUX1

External EDMA Event 1

GPMC_BE[1]/

GPMC, TIMER7,

GPMC_A[24]/

GP1

IPD

EDMA_EVT1/

V28

PINCNTL132

DVDD_GPMC

TIM7_IO/

DSIS: PIN

GP1[30]

MM: MUX0

SD2_DAT[4]/

GPMC_A[27]/

SD2, GPMC,

GPMC_A[23]/

TIMER7, GP1

IPU

GPMC_CS[7]/

R24

PINCNTL116

DVDD_GPMC

EDMA_EVT0/

DSIS: PIN

TIM7_IO/

MM: MUX1

External EDMA Event 0

GP1[22]

GPMC_WAIT[0]/

GPMC, GP1

GPMC_A[26]/

IPU

PINCNTL133

W28

EDMA_EVT0/

DVDD_GPMC

DSIS: PIN

GP1[31]

MM: MUX0

(1)

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal, MM = Multi Muxed, DSIS = De-

selected Input State

(2)

IPD = Internal Pulldown Active, IPU = Internal Pullup Active, DIS = Internal Pull Disabled. This represents the default state of the

Internal Pull after Reset. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown

resistors are required, see Section 4.5.1, Pullup/Pulldown Resistors and the Section 7.3.17, Pin Behaviors at Reset.

(3)

Specifies the operating I/O supply voltage for each signal

Device Pins

Submit Documentation Feedback

Product Folder Links: TMS320DM8148 TMS320DM8147

TMS320DM814x Datasheet(PDF) 58 Page - Texas Instruments

TMS320DM814x Datasheet(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL