 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS570LS3134 Datasheet(PDF) 81 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS570LS3134 Datasheet(HTML) 81 Page - Texas Instruments |
|
|
81 / 167 page  TCM BUS TCM BUS 72 Bit data + ECC 72 Bit data + ECC Upper 32 bits data & 4 ECC bits Lower 32 bits data & 4 ECC bits 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM Upper 32 bits data & 4 ECC bits Lower 32 bits data & 4 ECC bits 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM 36 Bit wide RAM TCRAM Interface 1 Cortex-R4F B0 TCM B1 TCM TCRAM Interface 2 TMS570LS3134, TMS570LS2134, TMS570LS2124 www.ti.com SPNS165B – APRIL 2012 – REVISED MAY 2015 6.11 Tightly Coupled RAM (TCRAM) Interface Module Figure 6-12 illustrates the connection of the Tightly Coupled RAM (TCRAM) to the Cortex-R4F CPU. Figure 6-12. TCRAM Block Diagram 6.11.1 Features The features of the TCRAM Module are: • Acts as slave to the BTCM interface of the Cortex-R4F CPU • Supports CPU's internal ECC scheme by providing 64-bit data and 8-bit ECC code • Monitors CPU Event Bus and generates single or multibit error interrupts • Stores addresses for single and multibit errors • Supports RAM trace module • Provides CPU address bus integrity checking by supporting parity checking on the address bus • Performs redundant address decoding for the RAM bank chip select and ECC select generation logic • Provides enhanced safety for the RAM addressing by implementing two 36-bit-wide byte-interleaved RAM banks and generating independent RAM access control signals to the two banks • Supports auto-initialization of the RAM banks along with the ECC bits • No support for bit-wise RAM accesses 6.11.2 TCRAM Interface ECC Support The TCRAM interface passes on the ECC code for each data read by the Cortex-R4F CPU from the RAM. It also stores the ECC port contents of the CPU in the ECC RAM when the CPU does a write to the RAM. The TCRAM interface monitors the event bus of the CPU and provides registers for indicating singlebit or multibit errors and also for identifying the address that caused the single or multibit error. The event signaling and the ECC checking for the RAM accesses must be enabled inside the CPU. For more information see the device specific technical reference manual. 6.12 Parity Protection for Peripheral RAMs Most peripheral RAMs are protected by odd/even parity checking. During a read access the parity is calculated based on the data read from the peripheral RAM and compared with the good parity value stored in the parity RAM for that peripheral. If any word fails the parity check, the module generates a parity error signal that is mapped to the Error Signaling Module. The module also captures the peripheral RAM address that caused the parity error. Copyright © 2012–2015, Texas Instruments Incorporated System Information and Electrical Specifications 81 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
