Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AR0237CSSC12SPRA0-DR Datasheet(PDF) 8 Page - ON Semiconductor

Part # AR0237CSSC12SPRA0-DR
Description  1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0237CSSC12SPRA0-DR Datasheet(HTML) 8 Page - ON Semiconductor

Back Button AR0237CSSC12SPRA0-DR Datasheet HTML 4Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 5Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 6Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 7Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 8Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 9Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 10Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 11Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 12Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 38 page
background image
AR0237CS/D Rev. 4, 6/16 EN
8
©Semiconductor Components Industries, LLC, 2016.
AR0237CS: 1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor
Functional Overview
Figure 3:
Typical Configuration: Parallel Pixel Data Interface
Notes:
1. All power supplies must be adequately decoupled.
2. ON Semiconductor recommends a resistor value of 1.5k, but a greater value may be used for
slower two-wire speed.
3. The serial interface output pads and VDDSLVS can be left unconnected if the parallel output inter-
face is used.
4. ON Semiconductor recommends that 0.1F and 10F decoupling capacitors for each power supply
are mounted as close as possible to the pad. Actual values and results may vary depending on lay-
out and design considerations. Refer to the AR0237 demo headboard schematics for circuit recom-
mendations.
5. ON Semiconductor recommends that analog power planes are placed in a manner such that cou-
pling with the digital power planes is minimized.
6. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.
7. The EXTCLK input is limited to 6-48 MHz.
VDD
Master clock
(6-48 MHz)
SDATA
SCLK
TEST
FRAME_VALID
DOUT [11:0]
EXTCLK
DGND
Digital
ground
Analog
ground
Digital
core
power1
To
controller
From
Controller
LINE_VALID
PIXCLK
RESET_BAR
VDD_IO
Digital
I/O
power1
VAA
VAA_PIX
Analog
power1
VDD_PLL
PLL
power1
Analog
power1
VAA_PIX
VDD_IO
VDD_PLL
VDD
VAA
TRIGGER
OE_BAR
AGND
SADDR
SHUTTER
FLASH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com