A3G4250D datasheet(21/44 Pages) STMICROELECTRONICS

21 / 44 page

A3G4250D

Application hints

Doc 022768 Rev 3

21/44

Application hints

Figure 11.

A3G4250D electrical connections and external component values

Power supply decoupling capacitors (100 nF ceramic or polyester +10 µF) should be placed

as near as possible to the device (common design practice).

If Vdd and Vdd_IO are not connected together, power supply decoupling capacitors

(100 nF and 10 µF between Vdd and common ground, 100 nF between Vdd_IO and

common ground) should be placed as near as possible to the device (common design

practice).

The A3G4250D IC includes a PLL (phase locked loop) circuit to synchronize driving and

sensing interfaces. Capacitors and resistors must be added at the PLLFILT pin (as shown in

Figure 11) to implement a second-order low-pass filter. Table 10 summarizes the PLL low-

pass filter component values.

Table 10.

PLL low-pass filter component values

Component

Value

10 nF ± 10%

100 nF

10kOhm

470nF

Vdd

GND

10 µF

SCL/SPC

SDO/SA0

SDA_SDI_SDO

10nF

Vdd_IO

TOP

VIEW

INT

(TOP VIEW)

DIRECTIONS OF THE

DETECTABLE

ANGULAR RATES

+Ω

Vdd I2C bus

Rpu = 10kOhm

Rpu

SCL/SPC

SDA_SDI_SDO

Pull-up to be added when I2C interface is used

AM07949V1

A3G4250D Datasheet(PDF) 21 Page - STMicroelectronics

A3G4250D Datasheet(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL