ST72361AR4-Auto datasheet(153/279 Pages) STMICROELECTRONICS

153 / 279 page

ST72361xx-Auto

Serial peripheral interface (SPI)

Doc ID 12468 Rev 3

153/279

Bit 4 = MSTR Master Mode

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,

SS =0 (see Master mode fault (MODF)).

0: Slave mode

1: Master mode. The function of the SCK pin changes from an input to an output and

the functions of the MISO and MOSI pins are reversed.

Bit 3 = CPOL Clock Polarity

This bit is set and cleared by software. This bit determines the idle state of the serial Clock.

The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state

1: SCK pin has a high level idle state

Note:

If CPOL is changed at the communication byte boundaries, the SPI must be disabled by

resetting the SPE bit.

Bit 2 = CPHA Clock Phase

This bit is set and cleared by software.

0: The first clock transition is the first data capture edge.

1: The second clock transition is the first capture edge.

Note:

The slave must have the same CPOL and CPHA settings as the master.

Bits 1:0 = SPR[1:0] Serial Clock Frequency

These bits are set and cleared by software. Used with the SPR2 bit, they select the baud

rate of the SPI serial clock SCK output by the SPI in master mode.

Note:

These 2 bits have no effect in slave mode.

Table 58.

SPI master mode SCK frequency

14.8.2

Control/status register (SPICSR)

Read/ write (some bits Read Only)

Reset value: 0000 0000 (00h)

Bit 7 = SPIF Serial Peripheral Data Transfer Flag (Read only)

This bit is set by hardware when a transfer has been completed. An interrupt is generated if

Serial clock

SPR2

SPR1

SPR0

fCPU/4

fCPU/8

fCPU/16

fCPU/32

fCPU/64

fCPU/128

SPIF

WCOL

OVR

MODF

SOD

SSM

SSI

ST72361AR4-Auto Datasheet(PDF) 153 Page - STMicroelectronics

ST72361AR4-Auto Datasheet(HTML) 153 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL