ST72361AR4-Auto datasheet(154/279 Pages) STMICROELECTRONICS

154 / 279 page

Serial peripheral interface (SPI)

ST72361xx-Auto

154/279

Doc ID 12468 Rev 3

SPIE = 1 in the SPICR register. It is cleared by a software sequence (an access to the

SPICSR register followed by a write or a read to the SPIDR register).

0: Data transfer is in progress or the flag has been cleared.

1: Data transfer between the device and an external device has been completed.

Note:

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR

Bit 6 = WCOL Write Collision status (Read only)

This bit is set by hardware when a write to the SPIDR register is done during a transmit

sequence. It is cleared by a software sequence (see Figure 75).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = OVR SPI Overrun error (Read only)

This bit is set by hardware when the byte currently being received in the shift register is

ready to be transferred into the SPIDR register while SPIF = 1 (see Overrun condition

(OVR)). An interrupt is generated if SPIE = 1 in the SPICR register. The OVR bit is cleared

by software reading the SPICSR register.

0: No overrun error

1: Overrun error detected

Bit 4 = MODF Mode Fault flag (Read only)

This bit is set by hardware when the SS pin is pulled low in master mode (see Master mode

fault (MODF)). An SPI interrupt can be generated if SPIE = 1 in the SPICR register. This bit

is cleared by a software sequence (An access to the SPICSR register while MODF = 1

followed by a write to the SPICR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

Bit 2 = SOD SPI Output Disable

This bit is set and cleared by software. When set, it disables the alternate function of the SPI

output (MOSI in master mode / MISO in slave mode)

0: SPI output enabled (if SPE = 1)

1: SPI output disabled

Bit 1 = SSM SS Management

This bit is set and cleared by software. When set, it disables the alternate function of the SPI

SS pin and uses the SSI bit value instead. See Slave select management.

0: Hardware management (SS managed by external pin)

1: Software management (internal SS signal controlled by SSI bit. External SS pin free

for general-purpose I/O)

Bit 0 = SSI SS Internal Mode

This bit is set and cleared by software. It acts as a ‘chip select’ by controlling the level of the

SS slave select signal when the SSM bit is set.

0: Slave selected

1: Slave deselected

ST72361AR4-Auto Datasheet(PDF) 154 Page - STMicroelectronics

ST72361AR4-Auto Datasheet(HTML) 154 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL