ST72361AR4-Auto datasheet(152/279 Pages) STMICROELECTRONICS

152 / 279 page

Serial peripheral interface (SPI)

ST72361xx-Auto

152/279

Doc ID 12468 Rev 3

14.7

Interrupts

Note:

The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter).

They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt

mask in the CC register is reset (RIM instruction).

14.8

14.8.1

Control register (SPICR)

Read/ write

Reset value: 0000 xxxx (0xh)

Bit 7 = SPIE Serial Peripheral Interrupt Enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever an End of Transfer event, Master Mode Fault

or Overrun error occurs (SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register)

Bit 6 = SPE Serial Peripheral Output Enable

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,

SS =0 (see Master mode fault (MODF)). The SPE bit is cleared by reset, so the SPI

peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O

1: SPI I/O pin alternate functions enabled

Bit 5 = SPR2 Divider Enable

This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0]

bits to set the baud rate. Refer to Table 58.

0: Divider by 2 enabled

1: Divider by 2 disabled

Note:

This bit has no effect in slave mode.

Table 57.

SPI interrupt control and wake-up capability

Interrupt event

Event

flag

Enable

control

bit

Exit

from

wait

Exit

from

halt

SPI End of Transfer Event

SPIF

SPIE

Yes

Master Mode Fault Event

MODF

Overrun Error

OVR

SPIE

SPE

SPR2

MSTR

CPOL

CPHA

SPR1

SPR0

ST72361AR4-Auto Datasheet(PDF) 152 Page - STMicroelectronics

ST72361AR4-Auto Datasheet(HTML) 152 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL