Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

BLUENRG-2 Datasheet(PDF) 137 Page - STMicroelectronics

Part # BLUENRG-2
Description  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 Datasheet(HTML) 137 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 133Page - STMicroelectronics BLUENRG-2 Datasheet HTML 134Page - STMicroelectronics BLUENRG-2 Datasheet HTML 135Page - STMicroelectronics BLUENRG-2 Datasheet HTML 136Page - STMicroelectronics BLUENRG-2 Datasheet HTML 137Page - STMicroelectronics BLUENRG-2 Datasheet HTML 138Page - STMicroelectronics BLUENRG-2 Datasheet HTML 139Page - STMicroelectronics BLUENRG-2 Datasheet HTML 140Page - STMicroelectronics BLUENRG-2 Datasheet HTML 141Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 190 page
background image
BlueNRG-2
Functional details
DocID030675 Rev 2
137/190
Table 171: WDG - LR register description: address offset WDG_BASE_ADDR+0x00
Bit
Field
name
Reset
RW
Description
31:0
LOAD
0xFFFFFFFF
RW
Watchdog load value. Value from which the counter is to
decrement. When this register is written to, the count is
immediately restarted from the new value.
Table 172: WDG - VAL register description: address offset WDG_BASE_ADDR+0x04
Bit
Field
name
Reset
RW
Description
31:0
WDTVAL
0xFFFFFFFF
R
Watchdog current value. When read, returns the current
value of the decrementing watchdog counter. A write has
no effect.
Table 173: WDG - CR register description: address offset WDG_BASE_ADDR+0x08
Bit
Field name
Reset
RW
Description
0
INTEN
0x0
RW
Watchdog interrupt enable. Enable the interrupt event:
0: watchdog interrupt is disabled.
1: watchdog interrupt is enabled.
1
RESEN
0x0
RW
Watchdog Reset enable. Enable the watchdog Reset output:
0: watchdog Reset is disabled.
1: watchdog Reset is enabled.
31:2
RESERVED
0x0
R
RESERVED
Table 174: WDG - ICR register description: address offset WDG_BASE_ADDR+0x0C
Bit
Field
name
Reset
RW
Description
31:0
WDTICLR
0x0
RW
Watchdog interrupt clear:
Writing any value will clear the watchdog interrupt and reloads
the counter from the LR register.
A read returns zero.
Table 175: WDG - RIS register description: address offset WDG_BASE_ADDR+0x10
Bit
Field name
Reset
RW
Description
0
RIS
0x0
R
Watchdog raw interrupt status bit. Reflects the status of the
interrupt status from the watchdog:
0: watchdog interrupt is not active.
1: watchdog interrupt is active.
Read-only bit. A write has no effect.
31:1
RESERVED
0x0
R
RESERVED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com