Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

SSD1306Z Datasheet(PDF) 27 Page - List of Unclassifed Manufacturers

Part # SSD1306Z
Description  128 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

SSD1306Z Datasheet(HTML) 27 Page - List of Unclassifed Manufacturers

Back Button SSD1306Z Datasheet HTML 23Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 24Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 25Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 26Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 27Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 28Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 29Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 30Page - List of Unclassifed Manufacturers SSD1306Z Datasheet HTML 31Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 65 page
background image
SSD1306
Rev 1.1
P 27/59
Apr 2008
Solomon Systech
8.9
Power ON and OFF sequence
The following figures illustrate the recommended power ON and power OFF sequence of SSD1306
Power ON sequence:
1. Power ON VDD
2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us (t1)
(4) and then HIGH (logic
high).
3. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then Power ON VCC.
(1)
4. After VCC become stable, send command AFh for display ON. SEG/COM will be ON after 100ms
(tAF).
Figure 8-16 : The Power ON sequence
Power OFF sequence:
1. Send command AEh for display OFF.
2. Power OFF VCC.
(1), (2), (3)
3.
Power OFF VDD after tOFF.
(5) (Typical tOFF=100ms)
Figure 8-17 : The Power OFF sequence
Note:
(1) Since an ESD protection circuit is connected between VDD and VCC, VCC becomes lower than VDD whenever VDD is
ON and VCC is OFF as shown in the dotted line of VCC in Figure 8-16 and Figure 8-17.
(2) VCC should be kept float (i.e. disable) when it is OFF.
(3) Power Pins (VDD , VCC) can never be pulled to ground under any circumstance.
(4) The register values are reset after t1.
(5) VDD should not be Power OFF before VCC Power OFF.
OFF
ON VDD RES#
ON VCC
Send AFh command for Display ON
VDD
RES#
OFF
t1
SEG/COM
tAF
ON
OFF
VCC
GND
t2
OFF VDD
VDD
VCC
Send command AEh for display OFF
OFF VCC
OFF
OFF
tOFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com