Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TDC-GPX2 Datasheet(PDF) 12 Page - ams AG

Part # TDC-GPX2
Description  4-Channel Time-to-Digital Converter
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

TDC-GPX2 Datasheet(HTML) 12 Page - ams AG

Back Button TDC-GPX2 Datasheet HTML 8Page - ams AG TDC-GPX2 Datasheet HTML 9Page - ams AG TDC-GPX2 Datasheet HTML 10Page - ams AG TDC-GPX2 Datasheet HTML 11Page - ams AG TDC-GPX2 Datasheet HTML 12Page - ams AG TDC-GPX2 Datasheet HTML 13Page - ams AG TDC-GPX2 Datasheet HTML 14Page - ams AG TDC-GPX2 Datasheet HTML 15Page - ams AG TDC-GPX2 Datasheet HTML 16Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 77 page
background image
Page 12
ams Datasheet
Document Feedback
[v1-03] 2017-Dec-18
TDC-GPX2 − Conver ter Characteristics
Reference Clock and Stop Input Requirements
General Conditions: VDD33 = 3.3V; VDD18 = 1.8V;
TA = 0°C to 80°C; VID = 200mV; VIC = 1.25V; VIL = 0V; VIH = 3.3V
Figure 11:
Clock and Input Characteristics
Symbol
Description
Condition
TL
Min
Typ
Max
Unit
fREFCLK
Reference clock
frequency
High_Resolution = 0 (off )
High_Resolution = 1 (2x)
High_Resolution = 2 (4x)
III
2
2
2
5
5
5
12.5
12.5
10.0
MHz
fREFOSC
Reference oscillator
frequency at pin 52,53
High_Resolution = 0 (off )
High_Resolution = 1 (2x)
High_Resolution = 2 (4x)
III
2
2
2
5
5
5
12.5
12.5
10.0
MHz
TREFCLK
Reference clock
period
III
83
200
500
ns
Reference clock jitter
V
100
ps
Reference clock
stability
No requirement
tPWH,STOP
Minimum pulse width
LVDS
CMOS
III
2
10
ns
tPPS
Minimum
pulse-to-pulse
spacing
High_Resolution = 0 (off )
High_Resolution = 1 (2x)
High_Resolution = 2 (4x)
III
20
50
100
ns
tPPS,CCH
Minimum
pulse-to-pulse
spacing
CHANNEL_COMBINE = 1
For a single pair of pulses.
III
5
ns
tSU,RST
Setup time from
RSTIDX to REFCLK
III
5
ns
tHD,RST
Hold time from
RSTIDX to REFCLK
III
5
ns
tSU,DIS
Setup time from STOP
to DISABLE
III
5
ns
tHD,DIS
Hold Time from STOP
to DISABLE
III
5
ns
tPIN_ENA
Pin activation time
from configuration of
PIN_ENA…
to valid data
Pins: RSTIDX, DISABLE,
REFCLK, STOP1…4
III
200
μs
tPOR
Delay between
power-on or
initialization reset and
next communication
Power-up, opcodes spiopc_
power & spiopc_init, pin
III
100
μs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com