Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TLE4943C Datasheet(PDF) 9 Page - Infineon Technologies AG

Part # TLE4943C
Description  Hall Based Differential Wheel Speed Sensor with AK protocol
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE4943C Datasheet(HTML) 9 Page - Infineon Technologies AG

Back Button TLE4943C Datasheet HTML 5Page - Infineon Technologies AG TLE4943C Datasheet HTML 6Page - Infineon Technologies AG TLE4943C Datasheet HTML 7Page - Infineon Technologies AG TLE4943C Datasheet HTML 8Page - Infineon Technologies AG TLE4943C Datasheet HTML 9Page - Infineon Technologies AG TLE4943C Datasheet HTML 10Page - Infineon Technologies AG TLE4943C Datasheet HTML 11Page - Infineon Technologies AG TLE4943C Datasheet HTML 12Page - Infineon Technologies AG TLE4943C Datasheet HTML 13Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 48 page
background image
TLE4943C
Data Sheet
9
V 1.2, July 2018
2.4
Block Diagram
Figure 4
Block Diagram
2.5
Functional Block Description
TLE4943C is composed of the following main blocks:
•
Hall elements (B1, B2, B3)
•
Analog to Digital Converter in the speed signal path (ADC)
•
Offset Digital to Analog Converter (Offset DAC)
•
Low Pass Filter (LPF)
•
Three Current modulator
•
Main Comparator (Main)
•
Analog to Digital Converter in the direction path (Direction ADC)
•
Digital Core (D-core)
•
Amplifier for speed and direction path
•
Current modulator
The speed signal dB, calculated out of B2-B1, is amplified and low pass filtered. Afterwards signal is digitized.
Algorithms in the D-Core for peak detection and offset calculation are executed. The offset is calculated out of two
detected extrema (max+min)/2. This offset is fed back into speed signal path with an Digital to Analog converter
to correct any offsets. The main comparator compares the speed signal with zero value. During uncalibrated
mode, output of speed pulse is triggered in the D-Core by exceeding a certain threshold (2 x dBlimit).
The direction signal is calculated out of all three Hall elements (described in Figure 4). The direction signal is
amplified, filtered and digitized. In the D-Core the direction is determined and the data protocol is issued and
converted into a current modulated signal. The protocol consists of the speed pulse, issued by zero crossing, and
other data bits determined by the D-Core.
dB
Tracking
ADC
Tracking-ADC
Algorithm
LPF
Main
Σ
Offset-
DAC
D-Core
Peak Detection
and
Offset Calculation
Σ
Direction
ADC
LPF
Direction
Detection
AK Protocol:
-Peak value
- timing
3 current
modulator
B2 (right)
B3 (center)
B1 (left)
Speed Signal dB = B2 – B1
Direction Signal dBdir= B3 –( B1+B2 )/2
speed signal path
direction signal path
dBdir
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com