PIC16F684-ESLASHST datasheet(80/164 Pages) MICROCHIP

80 / 164 page

PIC16F684

DS41202C-page 78

Preliminary

 2004 Microchip Technology Inc.

11.3

Enhanced PWM Mode

The Enhanced CCP module produces up to a 10-bit

resolution PWM output and may have up to four

outputs, depending on the selected operating mode.

These outputs, designated P1A through P1D, are

multiplexed with I/O pins on PORTC. The pin

assignments are summarized in Table 11-3.

Figure 11-3 shows a simplified block diagram of PWM

operation.

To configure I/O pins as PWM outputs, the proper PWM

mode must be selected by setting the P1M<1:0> and

CCP1M<3:0>

bits

(CCP1CON<7:6>

and

CCP1CON<3:0>,

respectively).

The

appropriate

TRISC bits must also be set as outputs.

FIGURE 11-3:

SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE

11.3.1

PWM OUTPUT CONFIGURATIONS

The P1M<1:0> bits in the CCP1CON register allows

one of four configurations:

• Single Output

• Half-bridge Output

• Full-bridge Output, Forward mode

• Full-bridge Output, Reverse mode

The

general

relationship

the

outputs

all

configurations is summarized in Figure 11-3.

TABLE 11-3:

PIN ASSIGNMENTS FOR VARIOUS ENHANCED CCP MODES

CCPR1L

CCPR1H (Slave)

Comparator

TMR2

Comparator

PR2

(1)

Duty Cycle Registers

CCP1CON<5:4>

Clear Timer2,

toggle PWM pin and

latch duty cycle

Note 1:

The 8-bit timer TMR2 register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler to

create the 10-bit time base.

TRISC<5>

RC5/CCP1/P1A

TRISC<4>

RC4/C2OUT/P1B

TRISC<3>

RC3/AN7/P1C

TRISC<2>

RC2/AN6/P1D

Output

Controller

P1M<1:0>

CCP1M<3:0>

PWM1CON

CCP1/P1A

P1B

P1C

P1D

Note:

Clearing the CCP1CON register will force

the PWM output latches to their default

inactive levels. This is not the PORTC I/O

data latch.

ECCP Mode

CCP1CON

Configuration

RC5

RC4

RC3

RC2

Compatible CCP

00xx11xx

CCP1

RC4/C2OUT

RC3/AN7

RC2/AN6

Dual PWM

10xx11xx

P1A

P1B

RC3/AN7

RC2/AN6

Quad PWM

x1xx11xx

P1A

P1B

P1C

P1D

Legend: x = Don’t care. Shaded cells indicate pin assignments not used by ECCP in a given mode.

Note 1:

TRIS register values must be configured appropriately.

With ECCP in Dual or Quad PWM mode, the C2OUT output control of PORTC must be disabled.

PIC16F684-E/ST Datasheet(PDF) 80 Page - Microchip Technology

PIC16F684-E/ST Datasheet(HTML) 80 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL