 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SH79F1616P/032PR Datasheet(PDF) 62 Page - SINOWEALTH Electronic Ltd |
|
|
|||||||||||||||||||||||||||||
SH79F1616P/032PR Datasheet(HTML) 62 Page - SINOWEALTH Electronic Ltd |
|
|
62 / 102 page  SH79F1616 62 8.3.4 12-bit PWM Timer The SH79F1616 has one 12-bit PWM module. The PWM module can provide the pulse width modulation waveform with the period and the duty being controlled, individually. The PWMC is used to control the PWM module operation with proper clocks. The PWMP is used to control the period cycle of the PWM module output. PWMD is used to control the duty in the waveform of the PWM module output. It is acceptable to change these 3 registers during PWM output Enable. All the change will take affect at the next PWM period. Table 8.15 12-bit PWM Control Register D2H Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 PWM0C PWM0IE PWM0IF - FLTS FLTC PWM0S TnCK01 TnCK00 R/W R/W R/W - R/W R/W R/W R/W R/W Reset Value (POR/WDT/LVR/PIN) 0 0 - 0 0 0 0 0 Bit Number Bit Mnemonic Description 7 PWM0IE PWM0 interrupt enable bit (When EPWM bit in IEN1 is set) 0: Disable PWM0 interrupt 1: Enable PWM0 interrupt 6 PWM0IF PWM0 interrupt flag 0: Clear by software 1: Set by hardware to indicate that the PWM0 period counter overflow 4 FLTS FLT status bit 0: PWM is in normal status, cleared by software 1: PWM is in inactive status, set automatically by hardware 3 FLTC FLT pin configuration 0: Inactivate the PWM output when FLT is low level 1: Inactivate the PWM output when FLT is high level 2 PWM0S PWM0 output normal mode of duty cycle 0: high active, PWM0 output high during duty time, output low during remain period time 1: low active, PWM0 output low during duty time, output high during remain period time 1-0 TnCK0[1:0] 12-bit PWM clock selector: 00: Oscillator clock/2 01: Oscillator/4 10: Oscillator/8 11: Oscillator/16 Note: (1) Inactivate PWM here means PWM0 and PWM01 outputs keep Low (if PWM0S = 0) or High (if PWM0S = 1). (2) The PWM outputs will remain in the inactive states as soon as the high/low level of FLT pin is detected. (3) Clearing FLTS bit when a FAULT input is coming will not success. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
