| Electronic Components Datasheet Search |
|
LSM6DSOX Datasheet(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM6DSOX Datasheet(HTML) 25 Page - STMicroelectronics |
|
25 / 199 page ![]() 5.3 I²C/I3C coexistence in LSM6DSOX In the LSM6DSOX, the SDA and SCL lines are common to both I²C and I3C. The I²C bus requires anti-spike filters on the SDA and SCL pins that are not compatible with I3C timing. The device can be connected to both I²C and I3C or only to the I3C bus depending on the connection of the INT1 pin when the device is powered up: • INT1 pin floating (internal pull-down): I²C/I3C both active, see Figure 14 • INT1 pin connected to VDD_IO: only I3C active, see Figure 15 Figure 14. I²C and I3C both active (INT1 pin not connected) 1. Address assignment (DAA or ENTDA) must be performed with I²C Fast Mode Plus Timing. When the slave is addressed, the I²C slave is disabled and the timing is compatible with I3C specifications. Figure 15. Only I3C active (INT1 pin connected to VDD_IO) 1. When the slave is I3C only, the I²C slave is always disabled. The address can be assigned using I3C SDR timing. LSM6DSOX I²C/I3C coexistence in LSM6DSOX DS12814 - Rev 3 page 25/199 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |