| Electronic Components Datasheet Search |
|
UPSD3422 Datasheet(PDF) 193 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD3422 Datasheet(HTML) 193 Page - STMicroelectronics |
|
193 / 300 page ![]() Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s) UPSD3422, UPSD3433, UPSD3434, UPSD3454 PSD module 193/300 28.1.4 Secondary Flash memory The smaller Secondary Flash memory is also divided into equal sized sectors that are individually selectable by the Decode PLD signals, named CSBOOTx, one signal for each Secondary Flash memory sector. Each sector can be located at any address within 8032 program address space (accessed with PSEN) or XDATA space (accessed with RD or WR) as defined with PSDsoft Express. The user only has to specify an address range for each segment, and specify if Secondary Flash memory will reside in 8032 data or program address space, and then PSEN, RD, or WR are automatically activated for the specified range. 8032 firmware is easily programmed into Secondary Flash memory using PSDsoft Express and others. See Table 157 on page 193 for Secondary Flash sector sizes. 28.1.5 SRAM The SRAM is selected by a single signal, named RS0, from the Decode PLD. SRAM may be located at any address within 8032 XDATA space (accessed with RD or WR). These choices are specified using PSDSoft Express, where the user specifies an SRAM address range. See Table 157 on page 193 for SRAM sizes. 28.1.6 Runtime control registers, csiop A block of 256 bytes is decoded inside the PSD module for module control and status (see Table 162 on page 205). The base address of these 256 locations is referred to in this data sheet as csiop (Chip Select I/O Port), and is selected by the Decode PLD output signal, CSIOP. The csiop registers are always viewed by the 8032 as XDATA, and are accessed with RD and WR signals. The address range of csiop is specified using PSDsoft Express where the user only has to specify an address range of 256 bytes, and then the RD or WR signals are automatically activated for the specified range. Individual registers within this block are accessed with an offset from the specified csiop base address. 39 registers are used out of the 256 locations to control the output state of I/O pins, to read I/O pins, to set the memory page, to control 8032 program and data address space, to control power management, to READ/WRITE macrocells inside the General PLD, and other functions during runtime. Unused locations within csiop are reserved and should not be accessed. 28.1.7 Memory page register 8032 MCU architecture has an inherent size limit of 64K bytes in either program address space or XDATA space. Some UPSD34xx devices have much more memory that 64K, so special logic such as this page register is needed to access the extra memory. This 8-bit Table 157. UPSD34xx memory configuration Device Main Flash memory Secondary Flash memory SRAM Total Flash size (bytes) Individual sector size (bytes) Number of sectors (Sector Select signal) Total Flash size (bytes) Individual sector size (bytes) Number of sectors (Sector Select signal) SRAM size (bytes) UPSD3422 64 KB 16 KB 4 (FS0-3) 32 KB 8 KB 4 (CSBOOT0-3) 4 KB UPSD3433 128 KB 16 KB 8 (FS0-7) 32 KB 8 KB 4 (CSBOOT0-3) 8 KB UPSD3434 256 KB 32 KB 8 (FS0-7) 32 KB 8 KB 4 (CSBOOT0-3) 8 KB UPSD3454 256 KB 32 KB 8 (FS0-7) 32 KB 8 KB 4 (CSBOOT0-3) 32 KB Obsolete Product(s) - Obsolete Product(s) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |