HC705C9AGRSSLASHD datasheet(139/157 Pages) NXP

139 / 157 page

General Release Specification

Control Timing

MC68HC705C9A — Rev. 2.0

Electrical Specifications

Figure 12-5. External Interrupt Timing

Figure 12-6. STOP Recovery Timing Diagram

IRQ

tILIH

tILIL

tILIH

IRQ PIN

IRQ1

IRQN

a. Edge-Sensitive Trigger Condition. The minimum pulse width (t

ILIH) is either 125 ns (fOP = 2.1 MHz)

or 250 ns (f

OP = 1 MHz). The period tILIL should not be less than the number of tCYC cycles it takes to

execute the interrupt service routine plus 19 t

CYC cycles.

b. Level-Sensitive Trigger Condition. If after servicing an interrupt the IRQ remains low,

(INTERNAL)

NORMALLY

USED WITH

WIRED-OR

CONNECTION

the next interrupt is recognized

ILIH

4064 t

CYC

OSC1

RESET

IRQ2

IRQ3

INTERNAL

CLOCK

NOTES:

1. Represents the internal clocking of the OSC1 pin

2. IRQ pin edge-sensitive mask option

3. IRQ pin level- and edge-sensitive mask option

4. RESET vector address shown for timing example

RESET OR INTERRUPT

VECTOR FETCH

3FFE

3FFF4

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705C9AGRS/D Datasheet(PDF) 139 Page - NXP Semiconductors

HC705C9AGRS/D Datasheet(HTML) 139 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL