Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STE10A Datasheet(PDF) 59 Page - STMicroelectronics

Part # STE10A
Description  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE10A Datasheet(HTML) 59 Page - STMicroelectronics

Back Button STE10A Datasheet HTML 55Page - STMicroelectronics STE10A Datasheet HTML 56Page - STMicroelectronics STE10A Datasheet HTML 57Page - STMicroelectronics STE10A Datasheet HTML 58Page - STMicroelectronics STE10A Datasheet HTML 59Page - STMicroelectronics STE10A Datasheet HTML 60Page - STMicroelectronics STE10A Datasheet HTML 61Page - STMicroelectronics STE10A Datasheet HTML 62Page - STMicroelectronics STE10A Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 82 page
background image
STE10/100A
Registers and descriptors description
59/82
Table 10.
Transceiver registers description
Bit #
Name
Description
Default
RW type
XR0(offset = b4h) - XCR, XCVR control register. The default value is chosen as listed below.
15
XRST
Transceiver reset control.
1: reset transceiver. This bit will be cleared by
STE10/100A after transceiver reset has
completed.
0R/W
14
XLBEN
Transceiver loop-back mode select.
1: transceiver loop-back mode is selected. OM
(CSR6 bits 11,10) of must contain 00.
0R/W
13
SPSEL
Network speed select. This bit will be ignored if
Auto-negotiation is enabled (ANEN, XR0 bit 12).
1:100Mbps is selected.
0:10Mbps is selected.
1R/W
12
ANEN
Auto-negotiation ability control.
1: Auto-negotiation function is enabled.
0: Auto-negotiation is disabled.
1R/W
11
PDEN
Power down mode control.
1: transceiver power-down mode is selected. In
this mode, the STE10/100A transceivers are
turned off.
0R/W
10
---
reserved
0
RO
9
RSAN
Re-start auto-negotiation process control.
1: Auto-negotiation process will be restarted.
This bit will be cleared by STE10/100A after the
Auto-negotiation has restarted.
0R/W
8
DPSEL
Full/half duplex mode select.
1: full duplex mode is selected. This bit will be
ignored if auto-negotiation is enabled (ANEN,
XR0 bit 12).
0R/W
7COLEN
Collision test control.
1: collision test is enabled.
0R/W
6~0
---
Reserved
0
RO
R/W = Read/Write able. RO = Read only.
XR1(offset = b8h) - XSR, XCVR status register. All the bits of this register are read only.
15
T4
100BASE-T4 ability.
Always 0, since STE10/100A has no T4 ability.
0RO
14
TXFD
100BASE-TX full duplex ability.
Always 1, since STE10/100A has 100BASE-TX
full duplex ability.
1RO
13
TXHD
100BASE-TX half duplex ability.
Always 1, since STE10/100A has 100BASE-TX
half duplex ability.
1RO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com