WM9714LGEFLSLASHV datasheet(24/94 Pages) WOLFSON

24 / 94 page

WM9714L

Pre-Production

PP Rev 3.0 June 2006

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

3:2

PCM Data Word Length

11 = 32 bits (see Note)

10 = 24 bits

01 = 20 bits

00 = 16 bits

1:0

FMT

PCM Data Format Select

11 = DSP Mode

10 = I

2S Format

01 = Left justified

00 = Right justified

Table 8 PCM Codec Control

Note: Right justified does not support 32-bit data.

AUDIO ADCS

STEREO ADC

The WM9714L has a stereo sigma-delta ADC to digitize audio signals. The ADC achieves high

quality audio recording at low power consumption. The ADC sample rate can be controlled by writing

to a control register (see “Variable Rate Audio”). It is independent of the DAC sample rate.

To save power, the left and right ADCs can be separately switched off using the Powerdown bits

ADCL and ADCR (register 3Ch, bits 5:4), whereas PR0 disables both ADCs (see “Power

Management” section). If only one ADC is running, the same ADC data appears on both the left and

right AC-Link slots.

The output from the ADC can be sent over either the AC link as usual, or output via the PCM

interface which may be configured on the GPIO pins.

HIGH PASS FILTER

The WM9714L audio ADC incorporates a digital high pass filter that eliminates any DC bias from the

ADC output data. The filter is enabled by default. For DC measurements, it can be disabled by

writing a ‘1’ to the HPF bit (register 5Ch, bit 3).

This high pass filter corner frequency can be selected to have different values in WM9714L, to suit

applications such as voice where a higher cutoff frequency is required.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

5Ch

HPF

High-pass filter disable

0: Filter enabled (for audio)

1: Filter disabled (for DC measurements)

5Ah

5:4

HPMODE

HPF corner frequency

00: 7Hz @ Fs=48kHz

01: 82Hz @ Fs=16kHz

10: 82Hz @ Fs=8kHz

11: 170Hz @ Fs=8kHz

Note: the filter corner frequency is proportional to the sample rate.

Table 9 Controlling the ADC Highpass Filter

ADC SLOT MAPPING

By default, the output of the left audio ADC appears on slot 3 of the SDATAIN signal (pin 8), and the

right ADC data appears on slot 4. However, the ADC output data can also be sent to other slots, by

setting the ASS (ADC slot select) control bits as shown below.

WM9714LGEFL/V Datasheet(PDF) 24 Page - Wolfson Microelectronics plc

WM9714LGEFL/V Datasheet(HTML) 24 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL