TMD3721 datasheet(65/89 Pages) OSRAM

65 / 89 page

Page 64

Datasheet, Public

Document Feedback

[v3-00] 2023-May-26

TMD3721 − Register O ver view

PSD_L Register (Address 0xEA)

Figure 89:

PSD_L Register

PSD_H Register (Address 0xEB)

Figure 90:

PSD_H Register

The PSD (Proximity Start Delay) timing registers control the

start of proximity measurement after detect of VSYNC signal. It

is a 16-bit value split into two registers {PSD_H [7:0], PSD_L

[7:0]}. PSD needs to be programmed less than VSYNC period,

since the counter will reset once VSYNC signal is detected.

If VSYNC is changed, PSD period and other configurations need

to be changed accordingly by bringing device in IDLE mode by

stopping integration.

Addr: 0xEA

PSD_L

Bit

Bit Name

Default

Access

Bit Description

7:0

PSD_L

0x00

This is lower byte of Proximity Start Delay time. It’s 16-bit

value split into 2 registers {PSD_H[7:0],PSD_L[7:0]}. It is in

multiples of 1.357μs.

Value

Delay Cycles

Delay Time

0x0000

Disabled

0x0001

1.357μsx1

0x0002

1.357μsx2

………

0x3FFF

16383

1.357μsx16383

………

0xFFFF

65535

1.357μsx65535

Addr: 0xEB

PSD_H

Bit

Bit Name

Default

Access

Bit Description

7:0

PSD_H

0x00

This is upper byte of Proximity Start Delay time.

See PSD_L for details.

TMD3721 Datasheet(PDF) 65 Page - OSRAM GmbH

TMD3721 Datasheet(HTML) 65 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL