TMD3721 datasheet(29/89 Pages) OSRAM

29 / 89 page

Page 28

Datasheet, Public

Document Feedback

[v3-00] 2023-May-26

TMD3721 − Register O ver view

When DOUBLE_DATA_MODE is used, the data AILTH register

should be 0, only the data AILTL register is used. The data format

when residue bits are enabled is U7.1. When residue bits are

disabled, the data format should be U8.0.

AIHTL Register (Address 0x86)

Figure 32:

AIHTL Register

AIHTH Register (Address 0x87)

Figure 33:

AIHTH Register

The ALS clear channel is compared against high-going 16-bit

threshold value set by AIHTL and AIHTH. The contents of the

AIHTH and AIHTL registers are combined and treated as a

sixteen-bit threshold value. If the value generated by the ALS

clear channel is above the AIHTL/H threshold and the APERS

value is reached, the AINT bit is asserted. If AIEN is set, then the

INT pin will also assert.

When setting the 16-bit ALS threshold AIHTL must be written

first, immediately followed by AIHTH. Internally, the lower 8 bits

are buffered until the upper 8 bits are written. As the upper 8

bits are written both the high and low bytes are simultaneously

latched as a 16-bit value.

When residue bits are enabled by ENAB_RES_BITS, the data

format for AIHT should be U13.3 and when residue bits are not

required, it should be U16.0

When DOUBLE_DATA_MODE is used, the data AIHTH register

should be 0, only the data AIHTL register is used. The data

format when residue bits are enabled is U7.1. When residue bits

are disabled, the data format should be U8.0

Addr: 0x86

AIHTL

Bit

Bit Name

Default

Access

Bit Description

7:0

AIHTL

0x00

This register sets the low byte of the HIGH ALS threshold.

Addr: 0x87

AIHTH

Bit

Bit Name

Default

Access

Bit Description

7:0

AIHTH

0x00

This register sets the high byte of the HIGH ALS threshold.

TMD3721 Datasheet(PDF) 29 Page - OSRAM GmbH

TMD3721 Datasheet(HTML) 29 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL