| Electronic Components Datasheet Search |
|
AX88196BLF Datasheet(PDF) 31 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88196BLF Datasheet(HTML) 31 Page - ASIX Electronics Corporation |
|
31 / 86 page ![]() ASIX ELECTRONICS CORPORATION 31 AX88196BLF 5.0 Registers Operation 5.1 MAC Control and Status Registers (CSR) All registers of MAC Core are 8-bit wide except data port (DP). Data Port is optional 8 or 16-bit wide by WTS (DCR). Offset 01h to 0Fh mapped into pages, which are selected by PS (Page Select) in the Command Register. Offset Page0 Page1 Page2 Page3 00H Command Register (CR) 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H, 11H Data Port (DP) 12H Inter-frame Gap Segment 1 (IFGS1) 13H Inter-frame Gap Segment 2 (IFGS2) 14H MII/EEPROM Access 15H Buffer Type Configure Register (BTCR) 16H Inter-frame Gap (IFG) 17H Device Status Register (DSR) / Back-pressure Jam Limit Count (BJLC) 18H Max Frame Size [7:0] 19H Max Frame Size [11:8] 1AH Flow Control Register (FCR) 1BH MAC Configure Register (MCR) 1CH Current TX End Page Register (CTEPR) / VLAN_ID_0 1DH Reserved / VLAN_ID_1 1EH Reserved / Big-Endian Register (BER) 1FH Software Reset / Host Wake up (HWAKE) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |