Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AX88196BLF Datasheet(PDF) 9 Page - ASIX Electronics Corporation

Part # AX88196BLF
Description  Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ASIX [ASIX Electronics Corporation]
Direct Link  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88196BLF Datasheet(HTML) 9 Page - ASIX Electronics Corporation

Back Button AX88196BLF Datasheet HTML 5Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 6Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 7Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 8Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 9Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 10Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 11Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 12Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 13Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 86 page
background image
ASIX ELECTRONICS CORPORATION
9
AX88196BLF
2.6 MII pins group
Signal
Type
Pin No.
Description
TXCLK
I/PD
72
Transmit Clock: TXCLK is a continuous clock from PHY. It provides
the timing reference for the transfer of the TXEN and TXD[3:0]
signals from the MII port to the PHY.
TXEN
O5/8m
73
Transmit Enable: TXEN is transition synchronously with respect to the
rising edge of TXCLK. TXEN indicates that the port is presenting
nibbles on TXD [3:0] for transmission.
TXD[3:0]
O5/8m
68, 69, 70, 71 Transmit Data: TXD[3:0] is transition synchronously with respect to
the rising edge of TXCLK. For each TXCLK period in which TXEN is
asserted, TXD[3:0] are accepted for transmission by the PHY.
COL
I/PD
41
Collision: this signal is driven by PHY when collision is detected.
CRS
I/PD
42
Carrier Sense: Asynchronous signal CRS is asserted by the PHY when
either transmit or receive medium is non-idle.
RXCLK
I/PD
17
Receive Clock: RXCLK is a continuous clock that provides the timing
reference for the transfer of the RXDV and RXD[3:0] signals from the
PHY to the MII port.
RXDV
I/PD
19
Receive Data Valid: RXDV is driven by the PHY synchronously with
respect to RXCLK. Asserted high when valid data is present on RXD
[3:0].
RXD[3:0]
I/PD
29, 30, 31, 32 Receive Data: RXD[3:0] is driven by the PHY synchronously with
respect to RXCLK.
MDC
O5/8m
62
Station Management Data Clock: The timing reference for MDIO. All
data transfers on MDIO are synchronized to the rising edge of this
clock.
MDIO
B5/PU
63
Station Management Data Input/Output: Serial data input/output
transfers from/to the PHYs.
Tab - 6 MII pins group



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com