SCANSTA101

www.ti.com

SNLS057J – MAY 2002 – REVISED APRIL 2013

Table 19. Interrupt Control Register (INTCTRL) ($02)

Bit(s)

Type

Field

Address Offset

Reset Value

Reset Source

15:13

RO

Reserved

0

000b

12

RW

TDO Half-empty Interrupt Enable (1)

0

0b

SYS_RST

11

RW

TDO Empty Interrupt Enable

0

0b

SYS_RST

10

RW

TDI Full Interrupt Enable

0

0b

SYS_RST

9

RW

TDI Half-full Interrupt Enable (1)

0

0b

SYS_RST

8

RW

Sequencer Interrupt Enable (2)

0

0b

SYS_RST

7:3

RO

Reserved Vector x Interrupt Enable (3)

0

00000b

2:0

RW

Vector x Interrupt Enable (2)

0

000b

SYS_RST

(1)

Half full or half empty designates 56 long words.

(2)

Drivers should not allow Sequencer Interrupt Enable and Vector x Interrupt Enable to be set at same time. Sequencer Interrupt Enable

has priority over the Vector x Interrupt Enable.

(3)

Reserved Vector x Interrupt Enable for future growth for the number of vectors.

TDO Half-empty Interrupt Enable

TDO_SM memory space half empty interrupt enable

'1'

Enable TDO_SM memory space half empty interrupt

'0'

Disable TDO_SM memory space half empty interrupt

TDO Empty Interrupt Enable

TDO_SM memory space empty interrupt enable

'1'

Enable TDO_SM memory space empty interrupt

'0'

Disable TDO_SM memory space empty interrupt

TDI Full Interrupt Enable

TDI_SM memory space full interrupt enable

'1'

Enable TDI_SM memory space full interrupt

'0'

Disable TDI_SM memory space full interrupt

TDI Half-full Interrupt Enable

TDI_SM memory space half full interrupt enable

'1'

Enable TDI_SM memory space half full interrupt

'0'

Disable TDI_SM memory space half full interrupt

Sequencer Interrupt Enable

Sequencer activity complete interrupt enable

'1'

Enable Sequencer activity complete interrupt

'0'

Disable Sequencer activity complete interrupt

Vector Interrupt Enable<2:0>

Vector "x" complete interrupt enable, where "x" is the vector number, a binary encoding of bits

<2:0>. Only vector interrupts 1 through 4 are valid. Vector interrupts 5 through 7 reserved for future

use.

'000'

No vector interrupt enabled

'001'

Vector 1 interrupt enabled

'010'

Vector 2 interrupt enabled

'011'

Vector 3 interrupt enabled

'100'

Vector 4 interrupt enabled

Copyright © 2002–2013, Texas Instruments Incorporated

Submit Documentation Feedback

27

Product Folder Links: SCANSTA101