PIC16F18346-ISLASHSS datasheet(71/471 Pages) MICROCHIP

71 / 471 page

 2016-2017 Microchip Technology Inc.

Preliminary

DS40001839B-page 71

PIC16(L)F18326/18346

6.1

Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has

reached an acceptable level for minimum operation.

Slow rising VDD, fast operating speeds or analog

performance may require greater than minimum VDD.

The PWRT, BOR or MCLR features can be used to

extend the start-up period until all device operation

conditions have been met.

6.2

Brown-out Reset (BOR)

The BOR circuit holds the device in Reset while VDD is

below a selectable minimum level. Between the POR

and BOR, complete voltage range coverage for execu-

tion protection can be implemented.

The Brown-out Reset module has four operating

modes controlled by the BOREN<1:0> bits in

Configuration Words. The four operating modes are:

• BOR is always on

• BOR is off when in Sleep

• BOR is controlled by software

• BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by

configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from

triggering on small events. If VDD falls below VBOR for

a duration greater than parameter TBORDC, the device

will reset, and the BOR bit of the PCON0 register will

be cleared, indicating that a Brown-out Reset condition

occurred. See Figure 6-2 for more information.

TABLE 6-1:

BOR OPERATING MODES

BOREN<1:0>

SBOREN

Device Mode

BOR Mode

Instruction Execution upon:

Release of POR or Wake-up from Sleep

Active

In these specific cases, “Release of POR” and

“Wake-up from Sleep”, there is no delay in start-up.

The BOR ready flag, (BORRDY = 1), will be set

before the CPU is ready to execute instructions

because the BOR circuit is forced on by the

BOREN<1:0> bits.

Awake

Active

Waits for release of BOR (BORRDY = 1)

Sleep

Disabled

BOR ignored when asleep

Active

In these specific cases, “Release of POR” and

“Wake-up from Sleep”, there is no delay in start-up.

The BOR ready flag, (BORRDY = 1), will be set

before the CPU is ready to execute instructions

because the BOR circuit is forced on by the

BOREN<1:0> bits

Disabled

Begins immediately (BORRDY = x)

Disabled

PIC16F18346-I/SS Datasheet(PDF) 71 Page - Microchip Technology

PIC16F18346-I/SS Datasheet(HTML) 71 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL