| Electronic Components Datasheet Search |
|
UCC28056CDBVT Datasheet(PDF) 34 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
UCC28056CDBVT Datasheet(HTML) 34 Page - Texas Instruments |
|
34 / 55 page ![]() § · u ¨ ¸ ¨ ¸ © ¹ 2 2 OutMax COutRMSHF DioRMSMax Out Re g P 3 I I 1.15 A 2 V u OutMax COutRMSLF Out Re g P 1 I 0.3 A V 2 § · ¨ ¸ ¨ ¸ © ¹ 2 2 OutMax COutRMSMax DioRMSMax Out Re g P I I 1.19 A V ' u Outpp Out Re g OSRe g V 2 DSuThs 5.4% V V t P P Out 165W C 115 F W 1.43 F t u S u u u P 2 OutMax Line Out Re g Out P W 2 f V 3% 1.43 C F ' u u S u u Out Outpp Out Line Out Re g P 1 V C 2 f V T u u u T 2 In InRMS InRMS P 2 V I sin 34 UCC28056 SLUSD37E – OCTOBER 2017 – REVISED NOVEMBER 2019 www.ti.com Product Folder Links: UCC28056 Submit Documentation Feedback Copyright © 2017–2019, Texas Instruments Incorporated 9.2.2.2.4 Output Capacitor Selection Power drawn by the PFC stage from the Line supply may be represented by the following expression. (39) Assuming a typical application, with constant load power, for some parts of the Line cycle excess power is drawn from the supply and stored in the output capacitor. In other parts of the Line cycle load power exceeds input power and this deficit must be supplied from the output capacitor. This process of energy transfer to an from the output capacitor necessarily results in twice Line frequency output voltage ripple. The amplitude of this twice Line frequency ripple depends only upon the ratio POut/COut and the Line frequency. (40) Choose an output capacitor value by prioritizing one of a number of application requirements: • Twice Line frequency output ripple voltage at maximum load. • Output voltage hold-up time after the Line supply has been disconnected. • Output voltage deviation as a result of a transient load step. For this design example assume that the twice Line frequency output ripple voltage amplitude is less than 3% of its regulation level. The POutMax/COut ratio required to achieve this can be calculated using Equation 41 (41) Use Equation 42 to calculate the required capacitance value for this 165-W example design. (42) For best Line current total harmonic distortion (THD), the maximum output voltage ripple amplitude must satisfy the condition presented in Equation 43. Satisfying this condition ensures that the error amplifier non-linear gain does not activate due to extremes of the output voltage ripple. (43) Use Equation 44 to calculate the maximum RMS ripple current flowing in the output capacitor. (44) This current flowing into the output capacitor includes a switching frequency component (ICOutRMSHF) and a twice Line frequency ripple component (ICOutRMSLF). (45) (46) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |