| Electronic Components Datasheet Search |
|
MSC8103/D Datasheet(PDF) 28 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC8103/D Datasheet(HTML) 28 Page - Freescale Semiconductor, Inc |
|
28 / 104 page ![]() MSC8103 Network Digital Signal Processor, Rev. 11 1-24 Freescale Semiconductor Signals/Connections 1.6.3 Port C Signals PB18 FCC2: RXD3 MII and HDLC nibble I2C: SCL Input Input/Output FCC2: MII and HDLC Nibble Receive Data Bit 3 RXD3 is bit 3 and the most significant bit of the receive data nibble. I2C: Inter-Integrated Circuit Serial Clock The I2C interface comprises two signals: serial data (SDA) and serial clock (SDA). The I2C controller uses a synchronous, multimaster bus that can connect several integrated circuits on a board. Clock rates run up to 520 kHz@25 MHz system clock. Table 1-9. Port C Signals Name Dedicated I/O Data Direction Description General- Purpose I/O Peripheral Controller: Dedicated I/O Protocol PC31 BRG1O CLK1 TIMER1/2: TGATE1 Output Input Input Baud-Rate Generator 1 Output The CPM supports up to 8 BRGs used internally by the bank-of-clocks selection logic and/or to provide an output to one of the 8 BRG pins. BRG1O can be the internal input to the SIU timers. When CLK5 is selected (see PC27 below), it is the source for BRG1O which is the default input for the SIU timers. See the system interface unit (SIU) chapter in the MSC8103 Reference Manual for additional information. If CLK5 is not enabled, BRG1O uses an internal input. If TMCLK is enabled (see PC26 below), the BRG1O input to the SIU timers is disabled. Clock 1 The CPM supports up to 10 clock input pins sent to the bank-of-clocks selection logic, where they can be routed to the controllers. Timer 1/2: Timer Gate 1 The timers can be gated/restarted by an external gate signal. There are two gate signals: TGATE1 controls timer 1 and/or 2 and TGATE2 controls timer 3 and/or 4. Table 1-8. Port B Signals (Continued) Name Dedicated I/O Data Direction Description General- Purpose I/O Peripheral Controller: Dedicated I/O Protocol |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |