Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F526TBAGFM Datasheet(PDF) 115 Page - Renesas Technology Corp

Part # R5F526TBAGFM
Description  Renesas MCUs
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F526TBAGFM Datasheet(HTML) 115 Page - Renesas Technology Corp

Back Button R5F526TBAGFM Datasheet HTML 111Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 112Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 113Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 114Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 115Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 116Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 117Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 118Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 119Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 142 page
background image
R01DS0407EJ0120 Rev.1.20
Page 115 of 142
Oct 31, 2024
RX26T Group
2. Electrical Characteristics
Note 1. fSCL = 1 /( tDIG_L + tDIG_H)
Note 2. tDIG_L and tDIG_H are the clock low and high periods as seen at the receiver end of the I3C bus using VIL and VIH.
Note 3. As both edges are used, the hold time must be satisfied for the respective edges, for example, tCF + 3 for falling edge clocks,
and tCR + 3 for rising edge clocks.
Note 4. Cb is the total capacitance of the bus lines.
Figure 2.72
tDIG_H and tDIG_L
Table 2.41
RI3C Timing (Push-Pull Timing Parameters for SDR)
Conditions: VCC = AVCC0 = AVCC1 = AVCC2 = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz
Item
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
SCL clock frequency
fSCL
0.01*1
—10
MHz
SCL clock low period
tLOW
35
—
—
ns
Figure 2.72
tDIG_L
50*2, *3
——
ns
SCL clock high period
tHIGH
35
—
—
ns
tDIG_H
50*2
——
ns
Clock in to data out for target
tSCO
—
—
42
ns
Figure 2.73
SCL clock rise time
tCR
—
—
150 * 1 /fSCL
(capped at 60)
ns
Figure 2.72
SCL clock fall time
tCF
—
—
150 * 1 /fSCL
(capped at 60)
ns
SDA signal data hold in
push-pull mode
Controller
tHD_PP
tCR + 3*3, tCF + 3*3
—
—
—
Figure 2.74
Target
tHD_PP
0
—
—
—
Figure 2.75
SDA signal data setup in push-pull mode
tSU_PP
3
—
—
ns
Figure 2.73,
Figure 2.74
Clock after repeated start (Sr)
tCASr
tCASmin/2
—
N/A
ns
Figure 2.76
Clock before repeated start (Sr)
tCBSr
tCASmin/2
—
N/A
ns
Figure 2.76
Capacitive load per bus line (SDA/SCL)
Cb*4
—
—
50
pF
0.7 × VCC
0.3 × VCC
tCR
tCF
tHIGH
tDIG_H
tLOW
tDIG_L



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com