Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F526TBAGFM Datasheet(PDF) 119 Page - Renesas Technology Corp

Part # R5F526TBAGFM
Description  Renesas MCUs
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F526TBAGFM Datasheet(HTML) 119 Page - Renesas Technology Corp

Back Button R5F526TBAGFM Datasheet HTML 115Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 116Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 117Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 118Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 119Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 120Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 121Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 122Page - Renesas Technology Corp R5F526TBAGFM Datasheet HTML 123Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 142 page
background image
R01DS0407EJ0120 Rev.1.20
Page 119 of 142
Oct 31, 2024
RX26T Group
2. Electrical Characteristics
2.4.5.15
HRPWM
Note 1. The value is that difference from code to code normalized by the resolution (1 LSB).
2.4.5.16
CANFD
Figure 2.77
Definition of Internal Delay Time
Table 2.42
HRPWM Timing
Conditions: VCC = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.
Item
Min.
Typ.
Max.
Unit
Test Conditions
Input frequency (fIN)80
—
120
MHz
Resolution
—
260
—
ps
fIN = 120 MHz
DNL*1
—
±2.0
—
LSB
Table 2.43
CANFD Timing
Conditions: VCC = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,
VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
Output load conditions: VOH = 0.7 × VCC, VOL = 0.3 × VCC, C = 30pF
Item
Symbol
Min.
Max.
Unit
Test
Conditions
Internal delay time
tNODE
—
50
ns
Figure 2.77
MCU
CTX0
CAN FD Module
CRX0
tNODE = td(CTX) + td(CRX)
Internal output delay time (td(CTX))
Internal input delay time (td(CRX))



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com