| Electronic Components Datasheet Search |
|
PSD833F2 Datasheet(PDF) 67 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD833F2 Datasheet(HTML) 67 Page - STMicroelectronics |
|
67 / 110 page ![]() PSD8XX Family PSD835G2 66 APD EN PMMR0 BIT 1=1 ALE RESET CSI CLKIN TRANSITION DETECTION EDGE DETECT APD COUNTER POWER DOWN (PDN) DISABLE BUS INTERFACE SECONDARY FLASH SELECT MAIN FLASH SELECT SRAM SELECT PD CLR PD DISABLE MAIN AND SECONDARY FLASH/SRAM PLD SELECT Figure 29. APD Logic Block The PSD835G2 Functional Blocks (cont.) Enable APD Set PMMR0 Bit 1 = 1 PSD in Power Down Mode ALE/AS idle for 15 CLKIN clocks? RESET Yes No OPTIONAL Disable desired inputs to PLD by setting PMMR0 bits 4 and 5 and PMMR2 bits 0. Figure 30. Enable Power Down Flow Chart |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |