NRF52820-QDAA-R datasheet(288/437 Pages) NORDIC

288 / 437 page

Peripherals

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and

when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in

GPIO configuration on page 288.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in

unpredictable behavior.

TWI master signal

TWI master pin

Direction

Drive strength

Output value

SCL

As specified in PSEL.SCL

Input

S0D1

Not applicable

SDA

As specified in PSEL.SDA

Input

S0D1

Not applicable

Table 88: GPIO configuration

6.20.3 Shared resources

TWI shares registers and other resources with other peripherals that have the same ID as TWI.

Therefore, you must disable all peripherals that have the same ID as TWI before TWI can be configured

and used. Disabling a peripheral that has the same ID as TWI will not reset any of the registers that are

shared with TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it

operates correctly.

The Instantiation table in Instantiation on page 18 shows which peripherals have the same ID as TWI.

6.20.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been

triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the

address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/

WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD

slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the

associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered. A second byte can only be written to the TXD register after

the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event

has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI

master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in The TWI master writing data to a slave on page

289. Occurrence 3 in the figure illustrates delayed processing of the TXDSENT event associated with

TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the

slave.

4463_156 v1.0

288

NRF52820-QDAA-R Datasheet(PDF) 288 Page - Nordic Semiconductor

NRF52820-QDAA-R Datasheet(HTML) 288 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL