STA323W datasheet(15/77 Pages) STMICROELECTRONICS

15 / 77 page

STA323W

Pin out

15/77

3.2

Pin description

OUT1A, 1B, 2A and 2B (pins 16, 10, 9 and 3)

The half-bridge PWM outputs 1A, 1B, 2A and 2B provide the inputs signals to the speakers.

RESET (pin 22)

Driving RESET low sets all outputs low and returns all register settings to their default

(reset) values. The reset is asynchronous to the internal clock.

SDA, SCL (pins 24, 23)

The SDA (I2C Data) and SCL (I2C Clock) pins operate according to the I2C specification

(See Chapter 6 on page 33.) Fast-mode (400 kB/s) I2C communication is supported.

VDDA, GNDA (pins 29,28)

The phase locked loop power is applied here. This +3.3V supply must be well decoupled

and filtered for good noise immunity since the audio performance of the device depends

upon the PLL circuit.

I/O

GND_CLEAN

Reference ground

I/O

GND_REG

Substrate ground

I/O

VDD_REG

Logic supply

I/O

Logic supply to power section

CONFIG

Logic levels

RESET

Reset

SCL

I2C serial clock

I/O

SDA

I2C serial data

RESERVED

Reserved test pin must be connected to ground

PLL_FILTER

Connection to PLL filter

XTI

PLL input clock

I/O

GNDA

Analog ground

I/O

VDDA

Analog supply 3.3

SDI_12

I2S serial data channels 1 and 2

I/O

LRCKI

I2S left/right clock,

BICKI

I2S serial clock

I/O

GND

Digital ground

I/O

VDD

Digital supply 3.3 V

I/O

VSS

5 V regulator referred to Vcc

I/O

VCC_SIGN

5 V regulator referred to ground

Table 5.

Pin list (continued)

Type

Name

Description

STA323W Datasheet(PDF) 15 Page - STMicroelectronics

STA323W Datasheet(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL