DS72011RB120FPV datasheet(227/1196 Pages) RENESAS

227 / 1196 page

Section 8 Cache

Rev. 2.00 Sep. 07, 2007 Page 199 of 1164

REJ09B0321-0200

8.4.3

Usage Examples

(1)

Invalidating Specific Entries

Specific cache entries can be invalidated by writing 0 to the entry's V bit in the memory mapping

cache access. When the A bit is 1, the tag address specified by the write data is compared to the

tag address within the cache selected by the entry address, and data is written to the bits V and U

specified by the write data when a match is found. If no match is found, there is no operation.

When the V bit of an entry in the address array is set to 0, the entry is written back if the entry's U

bit is 1.

An example when a write data is specified in R0 and an address is specified in R1 is shown below.

; R0=H'0110 0010; tag address(28-11)=B'0 0001 0001 0000 0000 0, U=0, V=0

; R1=H'F080 0088; operand cache address array access, entry=B'000 1000, A=1

;

MOV.L

R0,@R1

(2)

Reading the Data of a Specific Entry

The data section of a specific cache entry can be read by the memory mapping cache access. The

longword indicated in the data field of the data array in figure 8.4 is read into the register.

An example when an address is specified in R0 and data is read in R1 is shown below.

; R0=H'F100 004C; instruction cache data array access, entry=B'000 0100,

; Way=0, longword address=3

;

MOV.L

@R0,R1

DS72011RB120FPV Datasheet(PDF) 227 Page - Renesas Technology Corp