Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DS72011RB120FPV Datasheet(PDF) 249 Page - Renesas Technology Corp

Part # DS72011RB120FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
PDF  1196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DS72011RB120FPV Datasheet(HTML) 249 Page - Renesas Technology Corp

Back Button DS72011RB120FPV Datasheet HTML 245Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 246Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 247Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 248Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 249Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 250Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 251Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 252Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 253Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 249 / 1196 page
background image
Section 9 Bus State Controller (BSC)
Rev. 2.00 Sep. 07, 2007 Page 221 of 1164
REJ09B0321-0200
Bit
Bit Name
Initial
Value
R/W
Description
6 to 4
CSWOFF
[2:0]
000
R/W
Write Operation CS Delay Cycle Select
These bits specify the number of cycles from the end of
the wait cycle during write access operation (negation
of the
WR3 to WR0 signals) and the negation of the
CS6 to CS0 signal.
000: 0 wait state
:
111: 7 wait states
3
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
2 to 0
CSROFF
[2:0]
111
R/W
Read Operation CS Delay Cycle Select
These bits specify the number of cycles from the end of
the wait cycle during read access operation (negation
of the
RD signal) and the negation of the CS6 to CS0
signal.
000: 0 wait state
:
111: 7 wait states
Notes: 1. Select each wait cycle number or extended cycle number according the system
configuration incorporated.
2. Writing to the CSn wait control register 2 (CS2WCNTn) must be done while CSC for the
corresponding channel is disabled (EXENB
= 0). Only channel 0 (CS0) can be enabled
by setting EXENB = 1. To enable channel 0, stop the DMAC and set EXENB to 1
between the reset release and data write access to CS0.
3. Each bit must be set under the following restrictions.
•
When page access is disabled (PRENB, PWENB
= 0)
CSON
≤ min (CSRWAIT, CSWWAIT), WDON ≤ CSWWAIT
WRON
≤ CSWWAIT, RDON ≤ CSRWAIT
WDOFF
≤ CSWOFF
•
When page access is enabled (PRENB
= 1 or PWENB = 1)
In addition to the restrictions for disabled page access case, the following
restrictions are required.
CSON
≤ min (CSPRWAIT, CSPWWAIT)
WRON
≤ CSPWWAIT, RDON ≤ CSPRWAIT
WDON
≤ CSPWWAIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com