DS72011RB120FPV datasheet(248/1196 Pages) RENESAS

Part #	DS72011RB120FPV

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series

PDF	1196 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

248 / 1196 page

Section 9 Bus State Controller (BSC)

Rev. 2.00 Sep. 07, 2007 Page 220 of 1164

REJ09B0321-0200

Bit

Bit Name

Initial

Value

R/W

Description

22 to 20 WRON

[2:0]

000

R/W

WR Assert Wait Select

These bits specify the number of wait states inserted

before the external data write signal (

WR3 to WR0) is

asserted.

000: 0 wait state

111: 7 wait states



Reserved

This bit is always read as 0. The write value should

always be 0.

18 to 16 RDON

[2:0]

000

R/W

RD Assert Wait Select

These bits specify the number of wait states inserted

before the external data read signal (

RD) is asserted.

000: 0 wait state

111: 7 wait states

15 to 11



All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

10 to 8

WDOFF

[2:0]

000

R/W

Write Data Output Delay Cycle Select

These bits specify the number of cycles from the end of

the wait cycle during write operation (negation of the

WR3 to WR0 signals) and the negation of the external

data bus.

000: 0 wait state

111: 7 wait states



Reserved

This bit is always read as 0. The write value should

always be 0.

DS72011RB120FPV Datasheet(PDF) 248 Page - Renesas Technology Corp

DS72011RB120FPV Datasheet(HTML) 248 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL