Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3021 Datasheet(PDF) 332 Page - Renesas Technology Corp

Part # H8/3021
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3021 Datasheet(HTML) 332 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 328Page - Renesas Technology Corp H8/3021 Datasheet HTML 329Page - Renesas Technology Corp H8/3021 Datasheet HTML 330Page - Renesas Technology Corp H8/3021 Datasheet HTML 331Page - Renesas Technology Corp H8/3021 Datasheet HTML 332Page - Renesas Technology Corp H8/3021 Datasheet HTML 333Page - Renesas Technology Corp H8/3021 Datasheet HTML 334Page - Renesas Technology Corp H8/3021 Datasheet HTML 335Page - Renesas Technology Corp H8/3021 Datasheet HTML 336Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 332 / 712 page
background image
9. Programmable Timing Pattern Controller
Rev.2.00 Mar. 22, 2007 Page 308 of 684
REJ09B0352-0200
Example of Normal TPC Output (Example of Five-Phase Pulse Output): Figure 9.5 shows an
example in which the TPC is used for cyclic five-phase pulse output.
GRA
H'0000
NDRA
PADR
TP7
TP6
TP5
TP4
TP3
•
•
•
•
Time
80
TCNT
TCNT value
C0
40
60
20
30
10
18
08
88
80
C0
Compare match
The ITU channel to be used as the output trigger channel is set up so that GRA is an output compare
register and the counter will be cleared by compare match A. The trigger period is set in GRA.
The IMIEA bit is set to 1 in TIER to enable the compare match A interrupt.
H'F8 is written in PADDR and NDERA, and bits G1CMS1, G1CMS0, G0CMS1, and G0CMS0 are set in
TPCR to select compare match in the ITU channel set up in step 1 as the output trigger.
Output data H'80 is written in NDRA.
The timer counter in this ITU channel is started. When compare match A occurs, the NDRA contents
are transferred to PADR and output. The compare match/input capture A (IMFA) interrupt service routine
writes the next output data (H'C0) in NDRA.
Five-phase overlapping pulse output (one or two phases active at a time) can be obtained by writing
H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive IMFA interrupts.
00
80
C0
40
60
20
30
10
18
08
88
80
C0
40
Figure 9.5 Normal TPC Output Example (Five-Phase Pulse Output)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com