Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3021 Datasheet(PDF) 508 Page - Renesas Technology Corp

Part # H8/3021
Description  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3021 Datasheet(HTML) 508 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 504Page - Renesas Technology Corp H8/3021 Datasheet HTML 505Page - Renesas Technology Corp H8/3021 Datasheet HTML 506Page - Renesas Technology Corp H8/3021 Datasheet HTML 507Page - Renesas Technology Corp H8/3021 Datasheet HTML 508Page - Renesas Technology Corp H8/3021 Datasheet HTML 509Page - Renesas Technology Corp H8/3021 Datasheet HTML 510Page - Renesas Technology Corp H8/3021 Datasheet HTML 511Page - Renesas Technology Corp H8/3021 Datasheet HTML 512Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 508 / 712 page
background image
15. ROM
Rev.2.00 Mar. 22, 2007 Page 484 of 684
REJ09B0352-0200
15.8.3
Error Protection
In error protection, an error is detected when H8/3022 Group runaway occurs during flash
memory programming/erasing*
1, or operation is not performed in accordance with the
program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase
operation prevents damage to the flash memory due to overprogramming or overerasing.
If the H8/3022 Group malfunctions during flash memory programming/erasing, the FLER bit is
set to 1 in FLMCR2 and the error protection state is entered. The FLMCR1, FLMCR2, EBR1, and
EBR2 settings are retained, but program mode or erase mode is aborted at the point at which the
error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit.
However, PV and EV bit setting is enabled, and a transition can be made to verify mode.*
2
FLER bit setting conditions are as follows:
1. When the flash memory of the relevant address area is read during programming/erasing
(including vector read and instruction fetch)
2. Immediately after exception handling (excluding a reset) during programming/erasing
3. When a SLEEP instruction (including software standby) is executed during
programming/erasing
Error protection is released only by a power-on reset and in hardware standby mode.
Notes: 1. State in which the P bit and E bit in FLMCR1 are set to 1. Note that NMI input is
disabled in this state.
2.
It is possible to perform a program-verify operation on the 128 bytes being
programmed, or an erase-verify on the block being erased.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com