 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
H8/3004 Datasheet(PDF) 95 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3004 Datasheet(HTML) 95 Page - Renesas Technology Corp |
|
|
95 / 497 page  5.2.5 IRQ Sense Control Register (ISCR) ISCR is an 8-bit readable/writable register that selects level sensing or falling-edge sensing of the inputs at pins IRQ4 to IRQ0. ISCR is initialized to H'00 by a reset and in hardware standby mode. Bits 7 to 5—Reserved: These bits can be written and read, but they do not select level or falling- edge sensing. Bits 4 to 0—IRQ4 to IRQ0 Sense Control (IRQ4SC to IRQ0SC): These bits selects whether interrupts IRQ4 to IRQ0 are requested by level sensing of pins IRQ4 to IRQ0, or by falling-edge sensing. Bits 4 to 0 IRQ4SC to IRQ0SC Description 0 Interrupts are requested when IRQ4 to IRQ0 inputs are low (Initial value) 1 Interrupts are requested by falling-edge input at IRQ4 to IRQ0 Bit Initial value Read/Write 7 — 0 R/W These bits select level sensing or falling-edge sensing for IRQ4 to IRQ0 interrupts 6 — 0 R/W 5 — 0 R/W 4 IRQ4SC 0 R/W 3 IRQ3SC 0 R/W 2 IRQ2SC 0 R/W 1 IRQ1SC 0 R/W 0 IRQ0SC 0 R/W IRQ to IRQ sense control 40 Reserved bit 81 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
