 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
H8/3028F Datasheet(PDF) 907 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F Datasheet(HTML) 907 Page - Renesas Technology Corp |
|
|
907 / 923 page  Rev. 2.00, 09/03, page 877 of 890 D.2 Pin States at Reset Modes 1 and 2: Figure D.1 is a timing diagram for the case in which RES goes low during an external memory access in mode 1 or 2. As soon as RES goes low, all ports are initialized to the input state. AS, RD, HWR, LWR, and CS 0 go high, and D15 to D0 go to the high-impedance state. The address bus is initialized to the low output level 2.5 φ clock cycles after the low level of RES is sampled. Clock pin P67/φ goes to the output state at the next rise of φ after RES goes low. AS, RD (read) D15 to D0 (write) HWR, LWR (write) Internal reset signal RES P67/φ I/O port, CS7 to CS1 CS0 A19 to A0 T1 T2 T3 Access to external memory H'00000 High impedance High impedance Figure D.1 Reset during Memory Access (Modes 1 and 2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
