M38K09RFS datasheet(217/328 Pages) RENESAS

217 / 328 page

2.10 Frequency synthesizer (PLL)

Rev.2.00

Oct 05, 2006

page 88 of 111

38K0 Group

REJ09B0337-0200

APPLICATION

q X: This bit is not used here.

Set it to “0” or “1” arbitrarily.

•Select main clock f(XIN) as a USB clock

•PLL operation mode (bit6,5): Multiplied by 8

•USB division mode (bit4,3): Divided by 6

•Enable PLL operation (bit7)

•Select fSYN (8MHZ) as a system clock

•Select PLL circuit output clock fVCO as a USB clock

•Wait for oscillation stabilization

When multiplying oscillation by PLL, wait for oscillation

stabilization.

CPUM (address: 3B16)

← 11101X002

USBCON (address: 1016)

← X0XXXXXX2

PLLCON (address: 0FF816)

← 111010002

Wait (approximately 1 ms)

USBCON (address: 1016)

← X1XXXXXX2

Same setting procedure when hardware reset

PLLCON (address: 0FF816) bit6,5

← 002

•PLL operation mode (bit6,5): Not multiplied

(Change PLL circuit output clock fVCO to f(XIN))

After recovery from stop mode

Note: The above setting example assumes the operation when the external oscillating clock is 6 MHZ and

the internal system clock is fSYN.

Fig. 2.10.8 Related registers setting when recovery from stop mode

2.10.4 Notes on PLL

q6 MHZ or 12 MHZ external oscillator can be connected as an input reference clock (f(XIN)). When using

the frequency synthesized clock function, we recommend using the fastest frequency possible of f(XIN)

as an input clock reference for the PLL.

qWhen enabling PLL operation from PLL disabled status (disabled when reset), set the USB clock select

bit of USBCON to “0” (f(XIN)) to operate with the main clock (f(XIN)).

qWhen supplying fVCO to the USB block after setting PLL operation enable bit to “1” (PLL enabled), wait

for the oscillation stable time (1 ms or less) of PLL to avoid any instability caused by the clock, then set

USB clock select bit to “1” (USB clock).

qWhen selecting fSYN as an internal system clock, fUSB must be 48 MHz.

qWhen selecting fSYN as an internal system clock, change the system clock selection bit to main clock

(f(XIN)) before executing STP instruction. It is because the following are needed for the low-power consumption:

•fUSB must be stopped by disabling PLL operation in Stop mode.

•The taimer 1 for waiting oscillation stabilization when returning from Stop mode will require the input

count source.

M38K09RFS Datasheet(PDF) 217 Page - Renesas Technology Corp

M38K09RFS Datasheet(HTML) 217 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL