Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F562TABDFM Datasheet(PDF) 68 Page - Renesas Technology Corp

Part # R5F562TABDFM
Description  100-MHz 32-bit RX MCUs, FPU, 165 DMIPS, 12-bit ADC
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F562TABDFM Datasheet(HTML) 68 Page - Renesas Technology Corp

Back Button R5F562TABDFM Datasheet HTML 64Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 65Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 66Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 67Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 68Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 69Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 70Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 71Page - Renesas Technology Corp R5F562TABDFM Datasheet HTML 72Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 94 page
background image
R01DS0096EJ0100 Rev.1.00
Page 68 of 92
Apr 20, 2011
RX62T Group
5. Electrical Characteristics
5.3.2
Control Signal Timing
Note 1. Do not allow a reset by the signal on the RES# pin during programming or erasure of the ROM or data-flash memory or during
blank checking of the data-flash memory. For details, see section 30.12, Usage Notes in section 30, ROM (Flash Memory for
Code Storage).
Note 2. Both the time and the number of cycles should satisfy the specifications.
Note 3. This is to specify the FCU reset and the WDT reset.
Note 4. ICLK cycles.
Figure 5.5
Reset Input Timing
Figure 5.6
NMI Interrupt Input Timing
Figure 5.7
IRQ Interrupt Input Timing
Table 5.7
Control Signal Timing
Note:Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.
Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC
Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Ta =
40 to +85C. Ta is the same under conditions 1 to 3.
Item
Symbol
Min.
Max.
Unit
Test
Conditions
RES# pulse width
(except for programming or erasure of the ROM or data-flash
memory or blank checking of the data-flash memory*1)
tRESW*2
20
-
tIcyc*4
Figure 5.5
1.5
-
s
Internal reset time*3
tRESW2
35
-
s
NMI pulse width
tNMIW
200
-
ns
Figure 5.6
IRQ pulse width
tIRQW
200
-
ns
Figure 5.7
RES#
tRESW
NMI
tNMIW
IRQ
tIRQW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com