CY8C53_11 datasheet(68/106 Pages) CYPRESS

68 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 68 of 106

11.4.3 USBIO

For operation in GPIO mode, the standard range for VDDD applies, see Device Level Specifications on page 59.

Figure 11-13. USBIO Output High Voltage and Current, GPIO

Mode

Figure 11-14. USBIO Output Low Voltage and Current, GPIO

Mode

Table 11-13. USBIO DC Specifications

Parameter

Description

Conditions

Min

Typ

Max

Units

Rusbi

USB D+ pull-up resistance

With idle bus

0.900

–

1.575

Rusba

USB D+ pull-up resistance

While receiving traffic

1.425

–

3.090

Vohusb

Static output high

15 k

Ω ±5% to Vss, internal pull-up

enabled

2.8

–

3.6

Volusb

Static output low

15 k

Ω ±5% to Vss, internal pull-up

enabled

–

0.3

Vihgpio

Input voltage high, GPIO mode

VDDD ≥ 3 V

–

Vilgpio

Input voltage low, GPIO mode

VDDD ≥ 3 V

–

0.8

Vohgpio

Output voltage high, GPIO mode

IOH = 4 mA, VDDD ≥ 3 V

2.4

–

Volgpio

Output voltage low, GPIO mode

IOL = 4 mA, VDDD ≥ 3 V

–

0.3

Vdi

Differential input sensitivity

|(D+)–(D–)|

–

0.2

Vcm

Differential input common mode range

0.8

–

2.5

Vse

Single ended receiver threshold

0.8

–

Rps2

PS/2 pull-up resistance

In PS/2 mode, with PS/2 pull-up

enabled

–

Rext

External USB series resistor

In series with each USB pin

21.78

(–1%)

22.22

(+1%)

USB driver output impedance

Including Rext

–

CIN

USB transceiver input capacitance

–

IIL

Input leakage current (absolute value) 25 °C, VDDD = 3.0 V

–

[+] Feedback

CY8C53 Datasheet(PDF) 68 Page - Cypress Semiconductor

CY8C53 Datasheet(HTML) 68 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL